

# RLV12 Disk Controller User's Guide

**digital**

# RLV12 Disk Controller User's Guide

Prepared by Educational Services  
of  
Digital Equipment Corporation

Copyright © 1981 by Digital Equipment Corporation

All Rights Reserved

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

**This document was set on DIGITAL's DECset-8000 computerized typesetting system.**

The following are trademarks of Digital Equipment Corporation:

DIGITAL	DECsystem-10	MASSBUS
DEC	DECSYSTEM-20	OMNIBUS
PDP	DIBOL	OS/8
DECUS	EduSystem	RSTS
UNIBUS	VAX	RSX
DECLAB	VMS	IAS
		MINC-11

# CONTENTS

<b>CHAPTER 1</b>	<b>INTRODUCTION</b>	
1.1	DESCRIPTION .....	I-1
1.2	FEATURES .....	I-1
1.3	SPECIFICATIONS .....	I-1
1.3.1	RLV12 Disk Controller .....	I-1
1.3.2	RL01/RL02 Disk Drives .....	I-3
<b>CHAPTER 2</b>	<b>FUNCTIONAL DESCRIPTION</b>	
2.1	INTRODUCTION .....	2-1
2.2	BUS PROTOCOL .....	2-3
2.3	BUS TRANSCEIVERS .....	2-4
2.4	PROGRAMMABLE REGISTERS .....	2-4
2.4.1	Bus Address Register (BAR) .....	2-5
2.4.2	Bus Address Extension Register (BAE) .....	2-5
2.4.3	Disk Address Register (DAR) .....	2-5
2.4.4	Control/Status Register (CSR) .....	2-7
2.4.5	Multipurpose Register (MPR) .....	2-8
2.4.6	FIFO Memory, FIFO Serializer and Word Difference Counter .....	2-9
2.5	DATA SOURCE MULTIPLEXER AND CRC GENERATOR .....	2-10
2.6	MICROSEQUENCER, CONTROL STORE PROMS, AND BUFFER REGISTER .....	2-10
2.6.1	Buffer Register Fields .....	2-11
2.6.2	Fatal Error Clearing Logic .....	2-11
2.7	CONTROL REGISTERS AND PULSE GENERATORS .....	2-12
2.8	WRITE ENCODER AND PRECOMPENSATION LOGIC .....	2-12
2.9	DATA SEPARATOR READ CIRCUIT .....	2-15
<b>CHAPTER 3</b>	<b>CONFIGURATION AND INSTALLATION</b>	
3.1	INTRODUCTION .....	3-1
3.2	DEVICE ADDRESS SELECTION .....	3-1
3.3	BUS SELECTION .....	3-1
3.4	INTERRUPT VECTOR .....	3-1
3.5	INTERRUPT REQUEST LEVEL .....	3-1
3.6	MEMORY PARITY ERROR ABORT FEATURE .....	3-4
3.7	JUMPERS THAT REMAIN INSTALLED .....	3-4
3.8	INSTALLATION .....	3-5
3.9	ACCEPTANCE TESTING .....	3-5
<b>CHAPTER 4</b>	<b>REGISTERS</b>	
4.1	INTRODUCTION .....	4-1
4.2	CONTROL/STATUS REGISTER (CSR) .....	4-1
4.3	BUS ADDRESS REGISTER (BAR) .....	4-1
4.4	DISK ADDRESS REGISTER (DAR) .....	4-4
4.4.1	DAR During a Seek Command .....	4-4
4.4.2	DAR During a Read, Write, or Write Check Command .....	4-4
4.4.3	DAR During a Get Status Command .....	4-4

## CONTENTS (Cont)

4.5	MULTIPURPOSE REGISTER (MPR) .....	4-4
4.5.1	Writing the MPR to Set the Word Count .....	4-4
4.5.2	Reading the MPR After a Read Header Command .....	4-7
4.5.3	Reading the MPR After a Get Status Command .....	4-7
4.6	BUS ADDRESS EXTENSION REGISTER (BAE) .....	4-7

### CHAPTER 5    COMMANDS

5.1	INTRODUCTION .....	5-1
5.2	WRITE CHECK (1) .....	5-1
5.3	GET STATUS (2) .....	5-1
5.4	SEEK (3) .....	5-2
5.5	READ HEADER (4) .....	5-2
5.6	WRITE DATA (5) .....	5-2
5.7	READ DATA (6) .....	5-2
5.8	READ WITHOUT HEADER CHECK (7) .....	5-2
5.9	MAINTENANCE FUNCTION (0) .....	5-3
5.10	EXAMPLES OF USING COMMANDS .....	5-3
5.10.1	Seek Operation .....	5-4
5.10.2	Data Transfer Operation .....	5-4
5.11	ERROR RECOVERY .....	5-5

### CHAPTER 6    DISK DRIVE

6.1	INTRODUCTION .....	6-1
6.2	USER SWITCHES AND INDICATORS .....	6-2
6.3	110/220 VOLTAGE AND NORMAL/LOW VOLTAGE RANGE SETTING .....	6-2

## TABLES

Table No.	Title	Page
2-1	Control/Status Register Bits .....	2-8
3-1	Address Selection .....	3-2
4-1	CSR Word Format .....	4-2
4-2	DAR Seek Command Word Format .....	4-5
4-3	DAR Read/Write Data Command Word Format .....	4-5
4-4	DAR Get Status Command Word Format .....	4-6
4-5	MPR Word Count Format .....	4-6
4-6	MPR Status Word Format .....	4-8
5-1	Controller Status Errors .....	5-5
5-2	Disk Drive Status Errors .....	5-6
6-1	Voltage and Range Selector Setting .....	6-3

## FIGURES

Figure No.	Title	Page
2-1	RLV12 Block Diagram .....	2-2
2-2	Bus Protocol Logic .....	2-3
2-3	Bus Transceivers .....	2-4
2-4	Bus Address Register (BAR) Circuit.....	2-5
2-5	Bus Address Extension Register (BAE) Circuit .....	2-6
2-6	Disk Address Register (DAR) Circuit.....	2-6
2-7	Control/Status Register (CSR) Circuit.....	2-7
2-8	FIFO RAM, Buffers, and Serializer.....	2-9
2-9	Microsequencer, Control Store PROMs, and Buffer Register.....	2-10
2-10	MFM Encoding.....	2-12
2-11	Peak Shift Waveform.....	2-13
2-12	Write Encoder and Precompensation Circuit .....	2-14
2-13	Data Separator Read Circuit .....	2-15
3-1	RLV12 Jumper Locations.....	3-3
3-2	RLV12 Device Address Format.....	3-4
3-3	RLV12 Interrupt Vector Format .....	3-4
3-4	RLV12 Installation .....	3-6
4-1	Control/Status Register (CSR) .....	4-3
4-2	Bus Address Register (BAR).....	4-3
4-3	DAR During a Seek Command .....	4-5
4-4	DAR During a Read, Write, or Write Data Command.....	4-5
4-5	DAR During a Get Status Command.....	4-6
4-6	Writing the MPR to Set the Word Count.....	4-6
4-7	Reading the MPR After a Read Header Command (Three Header Words).....	4-7
4-8	Reading the MPR After a Get Status Command.....	4-7
4-9	BAE Register Word Format .....	4-8
6-1	RL01/RL02 Disk Drive (Front View).....	6-1
6-2	RL01/RL02 Disk Drive (Rear View).....	6-3



# CHAPTER 1 INTRODUCTION

## 1.1 DESCRIPTION

The RLV12 Disk Controller interfaces RL01 and RL02 disk drives to any quad- or hex-size backplane that uses a 16-, 18-, or 22-bit LSI-11 bus. One RLV12 controls up to four disk drives. The RLV12 consists of one quad-size module (M8061), a BC80M cable, a drive terminator, and drive identification hardware.

The RL01 and RL02 disk drives are random-access, mass-storage, subsystems that store data in fixed-length blocks on a preformatted disk cartridge. Each RL01 can store 5.24 million bytes, and each RL02 can store 10.48 million bytes. The drives are 26.67 cm (10.5 in) high, self-cooled, rack-mountable units and come complete with a power supply. Option RLV12-AK includes one RL01 drive, and option RLV22-AK includes one RL02 drive.

The RLV12 transfers data to and from the LSI-11 bus using direct memory access (DMA) transactions. This allows data transfers to occur without first going to the processor.

## 1.2 FEATURES

The RLV12 controller has the following features.

- Single quad-size module; needs no C-D connections.
- Supports DMA data transfers in 16-, 18-, or 22-bit addressing modes.
- Software compatible with RLV11 controller (16- or 18-bit mode only).
- Supports 22-bit addressing on an LSI-11 bus.
- Controls from one to four RL01/RL02 drives.
- Memory parity error abort feature for use with memories that have a parity option.

## 1.3 SPECIFICATIONS

### 1.3.1 RLV12 Disk Controller

Module	1 quad-size module, M8061
Size	Height: 26.56 cm (10.457 in) Width: 1.27 cm (0.5 in) Length: 22.70 cm (8.94 in)
Power Requirements	+5 Vdc $\pm$ 5% at 5.0 A +12 Vdc $\pm$ 5% at 0.1 A
Bus Loads	
ac bus loads	3
dc bus load	1
Addressing Modes	16-, 18-, and 22-bit (determined by user)



**Minimum Configuration for 22-Bit Address Mode** H9275-A or similar backplane that supports 22-bit addressing, and memory capable of 22-bit addresses, such as the MSV11-L or the MSV11-P.

**Limitations** The RLV12 will not fit in the dual-height LSI-11 mini-series H9281 backplane.

**Drives per Controller** Up to four RL01 and RL02 drives in any combination

**LSI-11 Bus-Addressable Registers** 8 (5 are used; 3 are not used)

**Base Device Address** Selected by jumpers as follows.

Addressing Mode	Base Device Address
16-bit	174400 <sub>g</sub>
18-bit	774400 <sub>g</sub>
22-bit	17774400 <sub>g</sub>

**Device Interrupt Vector** 000160<sub>g</sub>, jumper selectable

**Data Transfer Rates** 4.9  $\mu$ s/word (avg) drive to controller, controller to memory  
3.9  $\mu$ s/word (peak) drive to controller  
2.0  $\mu$ s/word (peak) controller to memory

**Error Detection Capability** Cyclic redundancy check (CRC) on data and headers  
  
Memory parity error abort for use with memories that have parity checking

**Maximum Cable Length Controller to Last Drive** 30 m (100 ft)

**Environment Specifications**

**Temperature**

**Storage** -40° C to 66° C (-40° F to 150° F)  
**Operating\*** 5° C to 60° C (41° F to 110° F)

**Relative Humidity**

**Storage** 10% to 90%, noncondensing  
**Operating** 10% to 90%, noncondensing

**Altitude**

**Not operating** 9 km (5.6 mi) max  
**Operating\*** 2.4 km (1.5 mi) max

**Airflow**

**Operating** Max temperature rise across module must not exceed 10° C (18° F) input to output.

\*Reduce the maximum operating temperature by 1.8° C for each 1000 m altitude above sea level or 1° F for each 1000 ft above sea level.



## Power

Drive	Single-phase
Starting Current	5 A (rms) max, 120 V, 47/63 Hz 2.5 A (rms) max, 240 V, 47/63 Hz

## Mechanical Drive

Size	48 cm wide × 63.4 cm deep × 27 cm high (19 in wide × 25 in deep × 10.5 in high)
Weight	33.75 kg (75 lb)
Mounting	The drive mounts on slides in a standard 48.26 cm (19 in) cabinet (provided). Recommended max height from floor is 18.9 cm (48 in).
Cartridge	Embedded servo Top loading cartridge with 2 data surfaces.

## Standard Cable Lengths

Power cord	2.74 m (9 ft)
Controller to First Drive	1.83 m (6 ft)
Drive to Drive	3.05 m (10 ft)

## Optional Drive Cables

Cable	Part No.	Length
BC20J-20	7012122-20	6 m (20 ft)
BC20J-40	7012122-40	12 m (40 ft)
BC20J-60	7012122-60	18 m (60 ft)

### NOTE

Total length of cable(s) from controller to the last drive must not exceed 30 m (100 ft).

## CHAPTER 2 FUNCTIONAL DESCRIPTION

### 2.1 INTRODUCTION

The RLV12 controller interfaces the RL01 and RL02 disk drives to a 16-, 18-, or 22-bit LSI-11 bus. One RLV12 can support up to four RL01 and RL02 disk drives in any combination. The RLV12 module, M8061, has the LSI-11 bus transceivers and decoders, programmable registers, the controller timing and sequence logic, and the data formatting circuits necessary to read and write on the disk.

The main sections of the RLV12 are shown in Figure 2-1. The RLV12 has the following five programmable registers.

- Control/status register (CSR)
- Bus address register (BAR)
- Disk address register (DAR)
- Multipurpose register (MPR)
- Bus address extension register (BAE) (22-bit addressing only)

These registers can be addressed like any memory location. The CSR is always written last of these five registers because it starts the microsequencer operation.

An RLV12 program can select 16-, 18-, or 22-bit LSI-11 bus addressing. When not enabled for 22-bit addressing, the module is software compatible with and can replace the RLV11 or RLV21.

To issue a command to the RLV12, the processor first places the address of the register on the LSI-11 bus. Then it places the data on the bus. The RLV12 controller decodes the address and channels the data to the correct register. The processor loads the bus address register (BAR) with bits 0 through 15. If 18- or 22-bit addressing is used, the processor also loads the bus address extension register (BAE) with bits 16 through 21. Bits 16 and 17 may also be written to or read from the control/status register (CSR). The CSR is loaded in the same way.

Once the command is written into the control/status register, the RLV12 starts a microsequencer routine. The microsequencer decodes the command and branches to an address in the control store PROMs. There the microsequencer finds a routine for the command issued. The microsequencer then generates the control signals needed to channel the data through the controller.

Included on the controller are error detection features, such as the memory parity error abort feature for use with memories that have parity error checking. When reading system memory, data bits 16 and 17 from the bus are checked for a parity error. If an error is detected, the current command to the controller is aborted.

Cyclic redundancy checking (CRC) is used to check the serial data integrity from the disk drive. A CRC check word is created from the data being sent to the disk and this check word is written immediately following the data. When a header or data field is read from the disk, the incoming bit stream and CRC check word are checked for errors. If an error is detected, a header CRC or a data CRC error flag is set in the CSR.




Figure 2-1 RLV12 Block Diagram


The RLV12 has a  $256 \times 16$ -bit RAM to store data for or from direct memory access (DMA) transactions. The RAM is a first-in, first-out (FIFO) memory that can store up to 256 words of data.

During a write command, a FIFO serializer is used with the FIFO RAM to convert parallel data into serial format to be written on the disk. During a read command, the FIFO serializer converts the serial data into parallel data to be loaded into the FIFO RAM.

## 2.2 BUS PROTOCOL

The bus protocol logic (Figure 2-2) generates the control signals to read from or write to the controller. This logic uses a DC004 as a bus protocol chip. Two negative logic decoders and one positive logic decoder provide the read and write signals to the five RLV12 registers: CSR, BAR, DAR, MPR, and BAE. The following events occur.

1. At addressing time, R SYNC H clocks in the address bits (TSDAL 1, 2 and 3). These address bits are decoded to read or write to the five registers.
2. The DC004 generates a slave reply signal, SRPLY H, that becomes BRPLY L to the processor and completes the LSI-11 bus protocol.



MR 5738

Figure 2-2 Bus Protocol Logic

3. A single rank synchronizer monitors controller ready (CRDY) to enable the slave device (the addressed register). MRPLY L clocks in CRDY and generates S DEV EN H.
4. When CRDY is asserted, the RLV12 is ready to accept another command.
5. The signals XMIT H and REC H go to the DC005 transceivers that interface the LSI-11 bus and the 16-bit three-state DAL bus.

### 2.3 BUS TRANSCEIVERS

The bus transceivers on the RLV12 are DC005s, as shown in Figure 2-3. These transceivers transmit and receive both data and address information. They interface the LSI-11 BDAL 0-15 H signals and the RLV12 TS DAL 0-15 H bus/address signals. BBS7 L must be asserted during address time to enable the transceivers. The transceivers are controlled by the signals XMIT H and REC H from the bus protocol logic.

The jumper pins connected to the transceivers select the device address and the interrupt vector of the RLV12.




Figure 2-3 Bus Transceivers

### 2.4 PROGRAMMABLE REGISTERS

The five programmable registers of the RLV12 interface to a three-state bus (TS DAL BUS). These registers receive address, data, and control information, via the bus, and they return data and status information on the same bus.

### 2.4.1 Bus Address Register (BAR)

The BAR (Figure 2-4) has two DC006 binary counters. The BAR is loaded with the 16-bit bus address to which the first word of a DMA transfer is to be made. The signal WR BAR L enables the register to load this address.




Figure 2-4 Bus Address Register (BAR) Circuit

### 2.4.2 Bus Address Extension Register (BAE)

The BAE (Figure 2-5) is a 6-bit register for the extended address bits, 16 through 21. For 22-bit addressing, the BAE is loaded from TS DAL 0-5 using a write BAE command.

For 18-bit addressing, the extended address bits 16 and 17 can be loaded either into BAE bits 0 and 1 or into CSR bits 4 and 5.

#### NOTE

Writing CSR bits 4 and 5 modifies BAE bits 0 and 1 and vice versa.


### 2.4.3 Disk Address Register (DAR)

The DAR (Figure 2-6) holds the next sector address to read or write data on the disk. After each sector is read or written, the contents of the DAR is incremented by 1. The output of the DAR goes to the DAR serializer.

During a Seek command, the DAR is used for the head selected, the direction to travel, and the cylinder address difference. During a Read, Write, or Write Check command, the DAR is used for the head selected, the next sector address to read or write, and the cylinder address. During a Get Status command, the DAR is used to get the drive status and to clear the drive error register of soft errors.


The DAR serializer has two 8-bit shift registers that load parallel data in and shift serial data out. The DAR serializer sends the data to the header compare circuit.





MR 5741

Figure 2-5 Bus Address Extension Register (BAE) Circuit



MR 5742

Figure 2-6 Disk Address Register (DAR) Circuit

### 2.4.4 Control/Status Register (CSR)

The CSR (Figure 2-7) is a holding register for the command to the microsequencer. The register also holds the interrupt enable bit, the controller ready signal, the drive select bits, and error flags. A command to read the CSR gets status information as shown in Table 2-1.




Figure 2-7 Control/Status Register (CSR) Circuit

When set by the hardware, the controller ready flip-flop indicates that the RLV12 is ready to accept a command. The CRDY bit in the CSR is cleared by software. After this bit is clear, the firmware-generated signal PLS OPI H starts the OPI watchdog timer.

The watchdog timer allows 550 ms for the controller to complete an instruction. The timer prevents the controller from taking too much time to perform an instruction and keeping out other instructions. If the instruction is not complete within 550 ms, the timer clocks the OPI flip-flop, enabling OPI H, which turns off the controller.

Some of the CSR status error signals have two meanings depending on the state of the OPI flip-flop. When the D/H CRC flag is set without OPI H set, a data CRC error occurred; with OPI H set, a header CRC error occurred.

When the DLT/HNF flag is set without OPI H set, a data late error occurred; with OPI H set, a header not found error occurred.

During a DMA transfer, the NXM one-shot allows 10  $\mu$ s for the addressed memory location to send and return BRPLY L. This one-shot prevents the RLV12 from indefinitely holding the LSI-11 bus. If the one-shot times out, it clocks the NXM flip-flop, setting NXM H, and releases the LSI-11 bus.

If NXM H is set without OPI H set, a nonexistent memory error occurred. If NXM H is set with OPI H set, a memory parity error occurred. (A memory parity error forces both the NXM flip-flop and the OPI flip-flop set.)

Any error that occurs also sets status bit 15.

Table 2-1 Control/Status Register Bits

CSR Bit(s)	Status Information
0	Drive ready (DRDY)
1-3	Command function code (F0, F1, F2)
4, 5	Extended address bits 16 and 17 (DAL 16-17)
6	Interrupt enable (IE)
7	Controller ready (CRDY)
8, 9	Drive selected (DS)
10	Operation incomplete (OPI)
11	Data CRC error (DCRC)
10, 11	Header CRC error (HCRC)
12	Data late (DLT)
10, 12	Header not found (HNF)
13	Nonexistent memory (NXM)
10, 13	Parity error abort (PAR ERR)
14	Drive error (DE)
15	Error flag (ERR)

#### 2.4.5 Multipurpose Register (MPR)

The MPR has three functions and uses different circuits depending on the command being performed.


1. Word Count Register – During a Read Data or Write Data command, the MPR functions as a word count (WC) register and uses the same circuit as the bus address register, shown in Figure 2-4. Before either command is issued, the number of words to be transferred (the word count) is written into the MPR. The words transferred go through one of the FIFO buffers to the FIFO memory (see Paragraph 2.4.6). At the end of each sector read or written, the word count is incremented. When the count is complete, the word count overflow (MAX-C H in Figure 2-4) clocks the word count flip-flop and ends the data transfer.
2. Status Register – Following a Get Status command, the MPR functions as a status register. The controller places the disk status information in the FIFO output buffer, shown in Figure 2-8. The disk status word from the selected drive is placed in this buffer and can be read by reading the MPR. (See Paragraph 4.5.3.)

- Memory Buffer Register – Following a Read Header command, the MPR functions as a memory buffer register. The controller places the three header words in the FIFO memory. Reading the MPR places the header words, one at a time, in the FIFO output buffer. To read the three header words requires three successive read MPR instructions. (See Paragraph 4.5.2.)

### 2.4.6 FIFO Memory, FIFO Serializer, and Word Difference Counter

The FIFO memory is a first-in, first-out  $256 \times 16$ -bit RAM that can store up to 256 data words. A FIFO serializer takes serial data from the disk, makes it parallel, and places it in the FIFO memory. The FIFO serializer also takes parallel data out of the FIFO memory, makes it serial, and sends it to the disk. See Figure 2-8.

A word difference counter keeps track of the number of words coming from the disk to the FIFO buffer. After four words are read from the disk, the word difference counter signals the microsequencer to start a DMA transaction.



MR 5744

Figure 2-8 FIFO RAM, Buffers, and Serializer

## 2.5 DATA SOURCE MULTIPLEXER AND CRC GENERATOR

Data that is to be written on the disk goes to a data source multiplexer (see Figure 2-1). MUX SEL 0, 1, and 2 determine which of the following inputs reaches the multiplexer output.


Serial Input	Source
SER DA (disk address)	DAR (disk address register)
SER DATA OUT	FIFO serializer
DS DATA	Data separator
CRC	CRC checker/generator

The multiplexer's serial output, MUX DATA H, goes to the write encoder precompensation circuit to be written on the disk. At the same time, a CRC check word is being created by the CRC checker/generator. This check word is then added to the end of the data field of the sector.

When the header or sector is read from the disk, the data is again sent through the CRC checker/generator. Any errors in the data or in the CRC word are detected, and a data CRC (DCRC) or a header CRC (HCRC) error bit is set in the control/status register.

## 2.6 MICROSEQUENCER, CONTROL STORE PROMS, AND BUFFER REGISTER

The microsequencer decodes the function commands of the CSR and points to an address in the control store PROMs, where the routine resides, to execute the command. The microsequencer sends an address (PR ADD 0-9 H) to the control store PROMs. (See Figure 2-9.)



MR 5745

Figure 2-9 Microsequencer, Control Store PROMs, and Buffer Register

The control store PROMs receive the address from the microsequencer and generate a 24-bit micro-instruction at the outputs (PR OUT 0–23 H). The PROM outputs go to a buffer register, which is divided into five fields as follows.

1. Instruction field
2. T MUX SEL field
3. T FLAG X L (test flag don't care)
4. Constant field
5. LD CTRL register field

### 2.6.1 Buffer Register Fields

The instruction field signals (INSTR 0, 1, 2 and 4) go to the conditional branch multiplexer to provide the microsequencer with the next address to access. These instruction signals generate the select inputs (S0 H and S1 H) and the enable inputs (FE L and RE L) to the microsequencer. INSTR 3 goes directly to the push/pop input of the microsequencer.

The T MUX SEL field signals select one of the status flags to enable the instruction from the conditional branch multiplexer. One of the status flags that go to the status flag multiplexer is enabled to pass to the dual-rank synchronizer. The status flag becomes T FLAG L and goes to the select input of the conditional branch multiplexer selecting the instruction field signals from the buffer register.

The T FLAG X L signal from the control store buffer register allows the microcode to branch on a specific flag as follows.

1. When T FLAG X L is low, the instruction in the instruction field is executed unconditionally. (The state of T FLAG L is a don't care condition.)
2. When a status flag appears on the dual-rank synchronizer, it asserts T FLAG L. If at the same time T FLAG X L is high (unasserted), the microsequencer conditionally executes the instruction in the instruction field.
3. If both T FLAG X L and T FLAG L are high, the microsequencer skips to the next instruction in the control store PROMs.

The constant field has two purposes. It provides a direct input to the microsequencer, and it provides inputs to load one of three control registers (A, B, and C) and the two D-pulse generators. (See Paragraph 2.7.)

When loading a control register or pulse generator, the signals LD CTRL A, B, or C are decoded to determine which register or pulse generator to load.

### 2.6.2 Fatal Error Clearing Logic

If a fatal pulse occurs it halts the clock on the RLV12 and sets CRDY H. CRDY H generates ZERO L, which resets the microsequencer to location zero, where it stays until the controller is restarted (CRDY is cleared). When the controller is accessed, DEV SEL H clocks and initializes the microsequencer

## 2.7 CONTROL REGISTERS AND PULSE GENERATORS

The control signals for the RLV12 logic, such as clock selection, FIFO control, and data path control, come from three control registers (A, B, and C) and two D-pulse generators. These registers and D-pulse generators are loaded from the constant field of the microsequencer's control store buffer. They provide the following functions.


1. Register A provides clock selection, multiplexer selection, and some enable signals.
2. Register B provides register selection and FIFO control.
3. Register C provides data path control.
4. Two D-pulse generators, one positive and one negative, provide pulses for clearing, incrementing, and decrementing the logic.

## 2.8 WRITE ENCODER AND PRECOMPENSATION LOGIC

The write encoder converts binary data into modified frequency modulated (MFM) data, which is recorded on a disk.

MFM is a magnetic recording method for disk drives, in which a clock signal is encoded in the flux transitions recorded on the disk. When reading data from the disk, one can synchronize on the data transitions, and with a phase-locked loop and MFM decoder, recover the clock and data.

Each bit cell (Figure 2-10) can have a transition at its beginning or at its center or may have no transition at all. Each 1 produces a transition at the center of the bit cell time; a 0 preceded by a 1 produces no transition; and a 0 preceded by a 0 produces a transition at the beginning of the bit cell time. Therefore, with MFM encoding, flux transitions are always present even with an all 0s or all 1s data pattern.



MR 5908


Figure 2-10 MFM Encoding

A problem with this recording method is that adjacent flux transitions appear to be moved from where they were written. This is called peak shifting. The direction of the peak shift is linked to the position of the MFM pulses. Two pulses close together shift the peaks of the read voltage away from each other. (See Figure 2-11.)

To offset this peak shifting, the write encoder uses a delay line to shift the data in the opposite direction to that expected by the peak shift. This shifting of the data is called precompensation.

The delay line has nine taps off it. Each tap delays the data input 5 ns more from its entry point. (See Figure 2-12.) All nine taps go to a multiplexer. (The center tap is a reference line.)


The select lines to the multiplexer come from a PROM and binary counter, which keeps a history of the previous data. The select lines determine whether to advance or delay the new data from the previous data, creating precompensated MFM data.



MR 5909

Figure 2-11 Peak Shift Waveform






MR 5746

Figure 2-12 Write Encoder and Precompensation Circuit

## 2.9 DATA SEPARATOR READ CIRCUIT

The data separator read circuit (Figure 2-13) takes the MFM data from the disk drive and produces binary data and a clock. This circuit uses a phase-locked loop to generate a clock signal to synchronize to the MFM data. (A variable capacitor sets the free-running frequency of the voltage-controlled oscillator (VCO). This frequency is set at the factory and should not be changed.) Then, the read circuit decodes the MFM data. The serial binary data then goes to the FIFO serializer, as DS DATA H, and is clocked in by DS CLK.



MR-5747

Figure 2-13 Data Separator Read Circuit



## CHAPTER 3 CONFIGURATION AND INSTALLATION

### 3.1 INTRODUCTION

This chapter provides the user or installer with information to configure and install the RLV12 in a 16-, 18-, or 22-bit LSI-11 bus. The user can change the device address, interrupt vector, and memory parity error abort feature.

### 3.2 DEVICE ADDRESS SELECTION

Software control of the RLV12 is by means of four or five device registers – CSR, BAR, DAR, MPR, and BAE. Four registers are used for 16- or 18-bit addressing; five registers are used for 22-bit addressing. The bus address extension register (BAE) is added for upper address bit selection for 22-bit addressing. The usual device starting address is as follows.

Addressing Mode	Starting Address (Octal)
16-bit	174400
18-bit	774400*
22-bit	17774400

The first register, the CSR, is assigned the starting address, and the other registers are assigned the next sequential addresses, as shown in Table 3-1.

The device starting address is selected by jumpers for bits 3 through 12. These jumpers are shown in Figure 3-1. A jumper from the selected bit to ground (M22) decodes a 1; no jumper decodes a 0; and a jumper to +5 V (M11) decodes an X (don't care) condition. Figure 3-2 shows the RLV12 device starting address format.

#### NOTE

For 22-bit addressing, bit A3 is not decoded in the starting address.

### 3.3 BUS SELECTION

The RLV12 module can be used on 16-, 18-, or 22-bit LSI-11 buses. When sent from the factory, the module operates on 16- or 18-bit buses. To enable the module to operate on a 22-bit bus, install jumper M1 to M2, shown in Figure 3-1. When installed, the jumper enables bank select 7 (BBS7) to be determined by the upper address bits (13–21). When the jumper is removed, the RLV12 has an 18-bit mode bank select 7 and can replace an existing RLV11 or RLV21 as the disk controller for RL01 and RL02 disk drives.

### 3.4 INTERRUPT VECTOR

The interrupt vector has a range of 0 to 774. The interrupt vector is preset at the factory to 160. The user may select another vector by changing the jumpers for bits V2–V8, as shown in Figure 3-3. A connection to VEC TO BUS H (M3, shown in Figure 3-1) generates a 1 for that bit; no connection generates a 0.


### 3.5 INTERRUPT REQUEST LEVEL

The RLV12 interrupts at priority level 4 determined by the interrupt chip E23, a DC003.

**Table 3-1 Address Selection**

<b>Device Address</b>	<b>16-Bit Addressing</b>	<b>18-Bit Addressing*</b>	<b>22-Bit Addressing</b>
Starting Address Range	160000–177770	760000–777770	17760000–17777760
Starting Address	174400	774400	17774400
No. of Registers	4	4	8 (5 are used; 3 are not)
Registers Used	CSR (174400) BAR (174402) DAR (174404) MPR (174406)	CSR (774400) BAR (774402) DAR (774404) MPR (774406)	CSR (17774400) BAR (17774402) DAR (17774404) MPR (17774406) BAE (17774410)
Jumpers Used	Tie M22 (“1”) to M17, M20, and M21	Tie M22 (“1”) to M17, M20, and M21	Tie M22 (“1”) to M17, M20, and M21; Tie M11 (“X”) to M12
<b>Interrupt Vector</b>			
Vector Range	0–774	0–774	0–774
Standard Vector	160	160	160
Jumpers Used	Tie M3 (“1”) to M6, M7, and M8	Tie M3 (“1”) to M6, M7, and M8	Tie M3 (“1”) to M6, M7, and M8

\*Factory Configuration



NOTE:  
 THE MEMORY PARITY ERROR ABORT FEATURE IS AVAILABLE FOR USE WITH MEMORIES THAT HAVE PARITY ERROR CHECKING. THIS FEATURE DOES NOT HAVE TO BE DISABLED FOR MEMORIES THAT DO NOT HAVE PARITY ERROR CHECKING. THE PINS ARE CONNECTED AS FOLLOWS:

CONNECTION	FUNCTION
M23 - M24	NO PARITY
M24 - M25	PARITY ERROR ABORT

MR 5748

Figure 3-1 RLV12 Jumper Locations




Figure 3-2 RLV12 Device Address Format




Figure 3-3 RLV12 Interrupt Vector Format

### 3.6 MEMORY PARITY ERROR ABORT FEATURE

When reading the system's optional memory with parity error detection, a parity error will set OPI and NXM of the CSR. This is a unique error condition that aborts the current command to the RLV12. This error abort feature is possible only with memories that have parity data bits.

The RLV12 is sent from the factory with the memory parity error abort feature enabled. To disable parity error abort, remove the jumper between pins M24 and M25 and install a jumper between pins M23 and M24. (See Figure 3-1.) This feature does not have to be disabled for non-parity memories, as parity errors are not generated. Parity error abort uses data bits 16 and 17.

### 3.7 JUMPERS THAT REMAIN INSTALLED

The module has two jumpers, W1 and W2, that enable priority signals to pass through the module. The module has these jumpers installed, and they should be left in.

Jumper	Signal
W1	CIAKI to CIAKO
W2	CDMGI to CDMGO

One jumper, W3, enables the word count register to automatically increment during a DMA operation. This jumper is used for factory testing and should be left in.

Two jumpers on the module disable the crystal oscillator and the voltage-controlled oscillator (VCO) during factory testing. These jumpers should be left in.

Jumper	Oscillator
M26-M27	VCO
M28-M29	Crystal

### 3.8 INSTALLATION

The RLV12 can be installed in any quad LSI-11 bus slot. The controller's priority level is based on its electrical distance from the processor module. Use the following procedure to install the module.

1. Examine the module to make sure that the base address jumpers and vector address jumpers are set correctly. (See Paragraphs 3.2 and 3.4.)
2. Check jumpers M1 and M2 for enabling the correct bank select 7 (BBS7) for the 18- or 22-bit LSI-11 bus.
3. If desired, disable the memory parity error abort feature. This feature can only be used with system memories that have parity options, but this feature does not have to be disabled for non-parity memories. (See Paragraph 3.6.)
4. Insert the BC80M controller cable (or equivalent) into J1 on the M8061 as shown in Figure 3-4.
5. Insert the M8061 in the selected slot in the LSI-11 bus.
6. Attach the ground strap on the cable to the metal cabinet chassis.
7. Connect the other end of the BC80M cable to the back of the first disk drive.
8. Continue with the disk installation. Refer to the *RL01/RL02 Disk Subsystem User's Guide* (EK-RL012-UG).

### 3.9 ACCEPTANCE TESTING

The RLV12 controller is tested by running the RLV12 diskless diagnostic test and, if a drive is attached, by running the diagnostics that exercise the RL01 and RL02 disk drive. The diskless diagnostic should be run first. The RLV12 diagnostics are available on different media. Contact your local Digital sales office for the types of media available and their part numbers.

Run the XXDP+ diagnostics in the following order.

1. CVRLB RLV12 Diskless Diagnostic (16-, 18-, or 22-bit mode)

#### NOTE

When the RLV12 is configured for 16- or 18-bit addressing, the RLV11 diskless diagnostic (CVRLA) is compatible with the RLV12 diskless diagnostic and checks the same logic.


2. CZRLG Controller Test Part 1
3. CZRLH Controller Test Part 2



4. CZRLI Drive Test Part 1
5. CZRLJ Drive Test Part 2
6. CZRLN Drive Test Part 3
7. CZRLK Performance Exerciser
8. CZRLI Compatibility Test
9. CZRLM Bad Sector File Utility

**NOTE**

The Bad Sector File Utility is not a diagnostic test. It is used by field service to examine the bad sector file on the disk and to write entries into that file.



MR 5898

Figure 3-4 RLV12 Installation

## CHAPTER 4 REGISTERS

### 4.1 INTRODUCTION

This chapter describes the functions of the bits in each of the five programmable registers.

#### NOTE

To prevent accidental writing on a disk, the RLV12 synchronizes on controller ready (CRDY). If the CRDY bit in the CSR changes from clear to set while the processor is in ODT mode, the next read access of any RLV12 register produces all 0s.

### 4.2 CONTROL/STATUS REGISTER (CSR)

The control/status register (Figure 4-1) is a 16-bit, word-addressable register with a standard address of 774400 for 18-bit addressing. Bits 1 through 9 can be read or written; the other bits can only be read. The bit functions are described in Table 4-1.

When the LSI-11 bus is initialized with BINIT L, bits 1-6 and 8-13 are cleared, and bit 7 (CRDY) is set. Bit 0 (DRDY) is set when the selected drive is ready to accept a command; otherwise, this bit is cleared. Bit 14 (DE) is clear as long as there is no drive error. Otherwise, this bit is set and stays set until the drive error is corrected; or if bit 3 (drive reset) is set in the DAR and the controller is sent a Get Status command, the DE bit is cleared.

Bit 15 (ERR) is set when there is a drive or controller error in bits 10-14.

At the beginning of each controller command, error bits 10-13 are automatically cleared. At the completion of each controller command, bit 7 is automatically set. (Bit 7 is also set if an error is detected during command execution.)

### 4.3 BUS ADDRESS REGISTER (BAR)

The bus address register (Figure 4-2) is a 16-bit, word-addressable register with a standard address of 774402 for 18-bit addressing. Bits 0 through 15 can be read or written; bit 0 is usually written as 0. The bus address register indicates the memory location for the DMA data transfer during a read or write operation. The register's contents are automatically incremented by 2 as each word is transferred between the system memory and the controller.

The bus address can be expanded for an 18-bit LSI-11 bus by using bits 4 and 5 (BA 16 and 17) of the CSR or by using bits 0 and 1 of the BAE register.

The bus address can be expanded for a 22-bit LSI-11 bus by using the BAE register (BAE 16-21).

#### NOTE

When using 22-bit mode, writing CSR bits 4 and 5 modifies BAE bits 0 and 1 and vice versa.

The BAR is cleared by initializing the bus (BINIT L).

**Table 4-1 CSR Word Format**

Bit(s)	Name	Description																																																								
0	DRDY	Drive Ready – When set, this bit indicates that the selected drive is ready to receive a command or supply valid read data. The bit is cleared when a Seek or head select operation is started and set when the Seek operation is completed.																																																								
1-3	F0-F2	Function Code – These bits are the function code set by software to indicate the command to be executed.																																																								
		<table border="1"> <thead> <tr> <th>Function</th> <th>F2</th> <th>F1</th> <th>F0</th> <th>Command</th> <th>Octal Code</th> </tr> </thead> <tbody> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>Maintenance mode</td> <td>0</td> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>1</td> <td>Write Check</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>Get Status</td> <td>2</td> </tr> <tr> <td></td> <td>0</td> <td>1</td> <td>1</td> <td>Seek</td> <td>3</td> </tr> <tr> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>Read Header</td> <td>4</td> </tr> <tr> <td></td> <td>1</td> <td>0</td> <td>1</td> <td>Write Data</td> <td>5</td> </tr> <tr> <td></td> <td>1</td> <td>1</td> <td>0</td> <td>Read Data</td> <td>6</td> </tr> <tr> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>Read Data Without Header Check</td> <td>7</td> </tr> </tbody> </table>	Function	F2	F1	F0	Command	Octal Code		0	0	0	Maintenance mode	0		0	0	1	Write Check	1		0	1	0	Get Status	2		0	1	1	Seek	3		1	0	0	Read Header	4		1	0	1	Write Data	5		1	1	0	Read Data	6		1	1	1	Read Data Without Header Check	7		
Function	F2	F1	F0	Command	Octal Code																																																					
	0	0	0	Maintenance mode	0																																																					
	0	0	1	Write Check	1																																																					
	0	1	0	Get Status	2																																																					
	0	1	1	Seek	3																																																					
	1	0	0	Read Header	4																																																					
	1	0	1	Write Data	5																																																					
	1	1	0	Read Data	6																																																					
	1	1	1	Read Data Without Header Check	7																																																					
		Command execution starts when CRDY (bit 7) of the CSR is cleared by software. The commands are described in more detail in Chapter 5. The function code is cleared by initializing the bus (BINIT L).																																																								
4, 5	BA16, BA17	Extended Address Bits – These two bits are the upper-order bus address bits for 18-bit buses. These bits are read and written as bits 4 and 5 of the CSR. They function as address bits 16 and 17 of the BAR. Writing bits 4 and 5 of the CSR also writes bits 0 and 1 of the BAE.																																																								
6	IE	Interrupt Enable – When CRDY is asserted, bit 6 allows the controller to interrupt the processor. This interrupt occurs at the termination of a command. Once an interrupt request is placed on the LSI-11 bus, it is not removed until acknowledged by the LSI-11 processor even if IE (bit 6) is cleared. This bit is cleared by initializing the bus.																																																								
7	CRDY	Controller Ready – When cleared by software, this bit indicates that the command in bits 1-3 is to be executed. This bit is set by the controller at the completion of a command, at the detection of an error, or by initializing the bus. Software cannot set this bit because no registers are accessible while CRDY is 0.																																																								
8, 9	DS0, DS1	Drive Select – These bits determine which drive will communicate with the controller via the drive bus. These bits are cleared by initializing the bus.																																																								
10-13	E0-E3	Controller Status Errors – These bits are the error code set by the controller to indicate one of the following errors.																																																								
		<table border="1"> <thead> <tr> <th>Error Code</th> <th>E3</th> <th>E2</th> <th>E1</th> <th>E0</th> <th>Error</th> <th>Octal Code</th> </tr> </thead> <tbody> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>Operation incomplete (OPI)</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Data CRC (DCRC)</td> <td>2</td> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>Header CRC (HCRC)</td> <td>3</td> </tr> <tr> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Data late (DLT)</td> <td>4</td> </tr> <tr> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Header not found (HNF)</td> <td>5</td> </tr> <tr> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>Nonexistent memory (NXM)</td> <td>10</td> </tr> <tr> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>Parity error abort (PAR ERR)</td> <td>11</td> </tr> </tbody> </table>	Error Code	E3	E2	E1	E0	Error	Octal Code		0	0	0	1	Operation incomplete (OPI)	1		0	0	1	0	Data CRC (DCRC)	2		0	0	1	1	Header CRC (HCRC)	3		0	1	0	0	Data late (DLT)	4		0	1	0	1	Header not found (HNF)	5		1	0	0	0	Nonexistent memory (NXM)	10		1	0	0	1	Parity error abort (PAR ERR)	11
Error Code	E3	E2	E1	E0	Error	Octal Code																																																				
	0	0	0	1	Operation incomplete (OPI)	1																																																				
	0	0	1	0	Data CRC (DCRC)	2																																																				
	0	0	1	1	Header CRC (HCRC)	3																																																				
	0	1	0	0	Data late (DLT)	4																																																				
	0	1	0	1	Header not found (HNF)	5																																																				
	1	0	0	0	Nonexistent memory (NXM)	10																																																				
	1	0	0	1	Parity error abort (PAR ERR)	11																																																				
		Operation incomplete indicates that the current command was not completed within the OPI timeout period of 550 ms.																																																								
		A data CRC error indicates that while reading the data field from the disk, an error was found.																																																								
		A header CRC error indicates that while reading the header from the disk, an error was found. The CRC check is performed on the first and second header words, although the second header word is always 0.																																																								

Table 4-1 CSR Word Format (Cont)

Bit(s)	Name	Description
10-13	E0-E3	Data late indicates that the FIFO RAM was more than half full and the controller was not able to read the next sequential sector. This error may occur during a Read Without Header Check command.  Header not found indicates that an OPI timeout occurred while the controller was searching for the correct sector to read or write. A header compare did not occur.  A nonexistent memory error indicates that during a DMA transfer the memory location addressed did not respond with RPLY within 10 $\mu$ s.  A memory parity error abort indicates that a parity error was detected while reading the system's optional memory that has parity error checking. If an error was detected, the current command to the RLV12 is aborted.
14	DE	Drive Error – This bit is buffered from the drive error interface line. When set, it indicates that the selected drive has flagged an error, the source of which can be determined by executing a Get Status command. DE will not set ERR (bit 15) or CRDY (bit 7) until the usual occurrence of CRDY.
15	ERR	Composite Error – When set, this bit indicates that one or more of the error bits (bits 10–14) are set. When an error occurs, the current operation terminates and an interrupt routine is started if the interrupt enable bit (bit 6 of the CSR) is set.  All error bits are cleared by initializing the bus by starting a new command, with the exception of DE and ERR if they were caused by a drive error.




Figure 4-1 Control/Status Register (CSR)




Figure 4-2 Bus Address Register (BAR)

#### 4.4 DISK ADDRESS REGISTER (DAR)

The disk address register is a 16-bit, read/write, word-addressable register with a standard address of 774404 for 18-bit addressing. Its contents has one of three meanings, depending on the command being performed.

Command	DAR Function
Seek	Head selected, number of cylinders to move, direction
Read Data or Write Data	Head selected, cylinder address, sector address
Get Status	Send drive status to MPR; reset error registers

The DAR is cleared by initializing the bus (BINIT L).

##### 4.4.1 DAR During a Seek Command

To perform a Seek command, the program must provide the head selected (HS), direction to move (DIR), and the cylinder address difference (DF), as indicated in Figure 4-3. The bits are described in Table 4-2.

##### 4.4.2 DAR During a Read, Write, or Write Check Command

For a Read, Write, or Write Check command, the DAR provides the head selected (HS) and the address of the first sector to be transferred (SA), as indicated in Figure 4-4. The bits are described in Table 4-3. As each sector is transferred, the DAR sector address increments by 1.

##### 4.4.3 DAR During a Get Status Command

Both the CSR and the DAR must be programmed to perform a Get Status command. The DAR must be programmed as shown in Figure 4-5. Then a Get Status command is placed in the CSR. The DAR bits are described in Table 4-4.

#### 4.5 MULTIPURPOSE REGISTER (MPR)

The multipurpose register is a 16-bit, read/write, word-addressable register. It is accessed using the standard address of 774406 for 18-bit addressing. Following a Read Header command or a Get Status command, reading the MPR obtains sector header or drive status information.

Writing to the MPR is used to set the word count. The word count is cleared by initializing the bus (BINIT L).


##### 4.5.1 Writing the MPR to Set the Word Count

Before starting a DMA transfer, the MPR is loaded with the word count. The program must load the MPR with the 2's complement of the number of words to be transferred. The MPR is written in the format shown in Figure 4-6. The bits are described in Table 4-5. As each word is transferred, the MPR is automatically incremented by 1. The reading or writing operation continues until a word count overflow occurs, indicating that all words have been transferred.

The word count can range from 1 to 5120 data words. The maximum word count is limited by the maximum number of sectors available (40) and the maximum words per sector (128).

#### NOTE

Once written the word count cannot be read back.  
Reading the MPR does not change the word count.




(RL02 ONLY)

MR 5753

Figure 4-3 DAR During a Seek Command

Table 4-2 DAR Seek Command Word Format

Bit(s)	Name	Description
0	MRKR	Marker – Must be a 1.
1	none	Must be a 0, indicating to the drive that a Seek command is being issued and that the other bits in the register hold the Seek specifications.
2	DIR	Direction – This bit indicates the direction in which the Seek is to take place. When the bit is set, the heads move toward the spindle (to a higher cylinder address). When the bit is cleared, the heads move away from the spindle (to a lower cylinder address). The actual distance moved depends on the cylinder address difference (bits 7–15).
3	none	Must be a 0.
4	HS	Head Select – Indicates which head (disk surface) is to be selected: 1 = lower, 0 = upper.
5, 6	none	Reserved
7–15	DF	Cylinder Address Difference – Indicates the number of cylinders the heads are to move on a Seek.




MR-5754

Figure 4-4 DAR During a Read, Write, or Write Check Command

Table 4-3 DAR Read/Write Data Command Word Format

Bit(s)	Name	Description
0–5	SA	Sector Address – Address of one of the 40 sectors on a track. (Octal range is 0 to 47.)
6	HS	Head Select – Indicates which head (disk surface) is to be selected: 1 = lower; 0 = upper.
7–15	CA	Cylinder Address – Address of one of the 256 cylinders for RL01 or 512 cylinders for RL02. (Octal range is 0 to 777.)




MR 5755

Figure 4-5 DAR During a Get Status Command

Table 4-4 DAR Get Status Command Word Format

Bit(s)	Name	Description
0	MRKR	Marker – Must be a 1.
1	GS	Get Status – Must be a 1, indicating to the drive to send its status word. At the completion of the Get Status command, the drive status word is read into the controller multipurpose register (MPR). With this bit set, bits 8–15 are ignored by the drive.
2	none	Must be a 0.
3	RST	Reset – When this bit is set, the disk drive clears its error register of soft errors before sending a status word to the controller.
4–7	none	Must be a 0.
8–15	none	Not used.



MR-5756

Figure 4-6 Writing the MPR to Set the Word Count

Table 4-5 MPR Word Count Format

Bits	Name	Description
0–12	WC	Word Count – This is the 2's complement of the total number of words to be transferred.
13–15	none	Must be all 1s for word count in correct range.

#### 4.5.2 Reading the MPR After a Read Header Command

When a Read Header command is executed, three words can be sequentially read from the MPR, as shown in Figure 4-7. The first word includes the sector address, the head selected, and the cylinder address. The second word is all 0s. The third word has the header CRC information.

#### 4.5.3 Reading the MPR After a Get Status Command

After a Get Status command is executed, a status word is stored in the MPR, as shown in Figure 4-8. The status word from the selected disk drive includes information on the functional state of the drive and any drive errors. The bits are described in Table 4-6.

#### 4.6 BUS ADDRESS EXTENSION REGISTER (BAE)

The bus address extension register is a 6-bit read/write register used to drive address bits 16–21 for a 22-bit LSI-11 bus. The BAE has a standard address of 17774410 for 22-bit addressing. A write to the BAE loads TS DAL 0–5 into BAE 0–5, shown in Figure 4-9. Reading the BAE enables bank select 7 (BBS7 L) to the LSI-11 bus. (A jumper must be connected between M1 and M2 on the controller to enable 22-bit addressing; see Chapter 3.) When address bits 13–21 are all 1s, the RLV12 drives BBS7 L to direct data to the I/O page.

The two least significant bits of the BAE (bus address lines 16 and 17) are mirrored in bits 4 and 5 of the CSR. The same bits can be read or written as CSR bits 4 and 5 or BAE bits 0 and 1.

#### NOTE

**Writing CSR bits 4 and 5 modifies BAE bits 0 and 1 and vice versa.**

The BAE register is cleared by initializing the bus (BINIT L).




Figure 4-7 Reading the MPR After a Read Header Command (Three Header Words)





Figure 4-8 Reading the MPR After a Get Status Command



Table 4-6 MPR Status Word Format

Bit(s)	Name	Description																																				
0-2	STA, STB, STC	<p>These bits (A, B, and C) define the state of the drive as follows.</p> <table border="1"> <thead> <tr> <th>C</th> <th>B</th> <th>A</th> <th>State of Drive</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Load state</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Spin up</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Brush cycle</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Load heads</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Seek track counting</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Seek linear mode (lock on)</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Unload heads</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Spin down</td> </tr> </tbody> </table>	C	B	A	State of Drive	0	0	0	Load state	0	0	1	Spin up	0	1	0	Brush cycle	0	1	1	Load heads	1	0	0	Seek track counting	1	0	1	Seek linear mode (lock on)	1	1	0	Unload heads	1	1	1	Spin down
C	B	A	State of Drive																																			
0	0	0	Load state																																			
0	0	1	Spin up																																			
0	1	0	Brush cycle																																			
0	1	1	Load heads																																			
1	0	0	Seek track counting																																			
1	0	1	Seek linear mode (lock on)																																			
1	1	0	Unload heads																																			
1	1	1	Spin down																																			
3	BH	Brush Home - Asserted when the brushes are not over the disk.																																				
4	HO	Heads Out - Asserted when the heads are over the disk																																				
5	CO	Cover Open - Asserted when the cover is open or the dust cover is not in place.																																				
6	HS	Head Select - Indicates the head selected: 1 = lower, 0 = upper.																																				
7	DT	Drive Type - Indicates the type of disk drive: 0 = RL01, 1 = RL02.																																				
8	DSE	Drive Select Error - Indicates multiple drive selection is detected.																																				
9	VC	Volume Check - VC is set every time the drive goes into load heads state. This asserts a drive error at the controller, but not on the front panel. VC is an indication that the program does not know which disk is present until it has read the serial number and bad sector file. (The disk might have been changed while the heads were unloaded.)																																				
10	WGE	Write Gate Error - Indicates that the write gate was asserted when the drive was not ready, the sector pulse was asserted, or the drive was write-locked.																																				
11	SPE	Spin Error - Indicates that the spindle did not reach full speed within a specific time, or it is turning too fast.																																				
12	SKTO	Seek Time Out - Indicates the heads did not come onto track within a specific time during a Seek command.																																				
13	WL	Write Lock - Indicates write lock status of selected drive: 0 = unlocked; 1 = protected.																																				
14	HCE	Head Current Error - Indicates write current was detected in the heads when write gate was not asserted.																																				
15	WDE	Write Data Error - Indicates write gate was asserted, but no pulses were detected on the write data line.																																				



MR 5899

Figure 4-9 BAE Register Word Format

## CHAPTER 5 COMMANDS

### 5.1 INTRODUCTION

This chapter describes the commands that are sent to the control/status register, F0, F1, F2, to perform a specific disk function. The number in parentheses after each command is the octal code for the command.

A prerequisite to issuing any command is that CRDY (controller ready) is set in the CSR (bit 7). Software cannot set this bit and cannot access any register if this bit is 0.

At the start of each new command, the error bits in the CSR (bits 10–13) are automatically cleared. At the completion of each command, the CRDY bit is automatically set. (CRDY is also set if an error is detected during command execution.)

### 5.2 WRITE CHECK (1)

*Prerequisite:* The disk heads must be placed at the correct track by issuing a Seek command if necessary. The BAR must be loaded with the address of the first location of the data block in system memory. The word count of the data block length must be loaded in the MPR. The DAR must be loaded with the starting disk address location.

The Write Check command is used to verify that data was written on the disk correctly. It is used after writing a block of data on the disk by the Write Data command.

The Write Check command reads this same block of data and compares it with the data in the computer's system memory. Because this comparison is performed in the controller, this source data must be transferred out of memory into the controller's FIFO buffer. A bit-by-bit comparison of the header on the disk and the contents of the disk address register checks for a header match.

Once a header match is found and the header CRC validates the match, the 128 words of data are read from the disk. This data is then compared with the serial data coming out of the FIFO serializer (SER DATA OUT). A compare error or a data CRC error sets bit 11 in the CSR.

#### NOTE

**When writing only a partial sector (less than 128 words), words with all 0s are used to fill the remaining portion of the sector.**

### 5.3 GET STATUS (2)

*Prerequisite:* The software should first verify that the controller ready bit is set. (The drive does not have to be ready.) Then a status request word must be loaded into the DAR. Bits 0 and 1 must be set; bit 3 (reset) can be either 0 or 1; and all other bits must be 0s. (See Paragraph 4.4.3.)

A Get Status command in the CSR asks the selected disk drive to return information about its current operation and error status. If the reset bit (bit 3) is set in the DAR, the disk drive first clears its error register of all soft errors before sending back the drive status. When the drive sends back its status word, it is stored in the FIFO buffer and can be accessed by reading the MPR.

DRDY (drive ready) does not have to be set to issue a Get Status command. For example, a Get Status command can be issued during a seek operation or when the drive is in its load state.

#### **5.4 SEEK (3)**

*Prerequisite:* The present location of the disk head must be known. This can be determined with a Read Header command. Then the software must compute the cylinder address difference (DF) needed by the drive to move the heads to the new location. Then the DAR must be loaded with the head positioning information. The DAR must include the number of cylinders to move (bits 7–15), the head select bit (bit 4), and the direction to move (bit 2). Bits 6, 5, and 1 must be set to 0; bit 0 must be set to 1.

The Seek command shifts the contents of the DAR to the disk drive. The DAR contains the head selected for the next data transaction, the cylinder difference address, and the direction of movement. Once the drive receives this head positioning information, it moves the head to the new track location.

#### **5.5 READ HEADER (4)**

*Prerequisite:* A Get Status command must be issued and DRDY must be set in the CSR.

The Read Header command reads the first header found on the selected drive and stores the three header words in the FIFO RAM. The first word, WD1, includes the cylinder address, the head selected, and the sector address. The second word, WD2, is all zeros. The third word, WD3, has the header CRC information. These words can be read from the FIFO RAM buffer by consecutive read MPR instructions. Three read MPR instructions are needed to read three FIFO words. Reading the first header word provides enough head positioning information to permit software computation of the cylinder difference for another Seek command to a new track address.

#### **5.6 WRITE DATA (5)**

*Prerequisite:* The head must be loaded at the correct track, by issuing a Seek command if necessary. The 2's complement of the words to be written (word count) must be loaded into the MPR.

The Write Data command enables the controller DMA circuitry. The RLV12 becomes LSI-11 bus master, and data words are loaded into the FIFO buffer. When the drive is ready, header information is read from the disk and compared with the first sector address stored in the DAR. Once a header match is found, the FIFO data is written on the disk in sequential sectors until the word count is complete. The BAR and word count are incremented for each word transferred. If only part of a sector is filled by the new data, the rest of the sector area is filled with 0s. At the end of the sector, the sector part of the DAR is incremented. At the end of a transfer, CRDY is set and an interrupt is made if IE is set.

#### **5.7 READ DATA (6)**

*Prerequisite:* The head must be loaded at the correct track, by issuing a Seek command if necessary. The 2's complement of the words to be read (word count) must be loaded into the MPR.

The Read Data command causes headers to be read from the disk and compared to the sector address stored in the DAR. When a header match is found, disk data words are transferred into the FIFO memory. Both the BAR and word count are incremented for each word transferred. After four words are read from the disk, the microsequencer starts a DMA transfer on the LSI-11 bus. The data transfer ends when the word counter overflows. If the word count is not complete, the next sector is read. Otherwise, CRDY is set and an interrupt is made if IE is set.

#### **5.8 READ WITHOUT HEADER CHECK (7)**

*Prerequisite:* The location of the sector with the bad header must be known. The BAR must be loaded with the starting memory location to place the words to be read. The MPR must be loaded with the word count in 2's complement form.

The Read Without Header Check allows the recovery of data if the headers cannot be read. If header not found (HNF) or header CRC (HCRC) errors are found on a sector, then data cannot be recovered by the usual Read Data command.

A Seek command must be issued to position the head on the sector with the bad header. Then the sector preceding the bad sector must be found by performing consecutive Read Header commands. Finally a Read Without Header Check command must be issued within 300  $\mu$ s to recover the data in the bad sector. The BAR and word count are incremented for each word transferred. Data CRC is checked at the end of a sector. If the word count is not complete, the next sector is read. Otherwise, CRDY is set and an interrupt is made if IE is set.

#### NOTE

The DAR is automatically incremented after each sector is transferred.

### 5.9 MAINTENANCE FUNCTION (0)

*Prerequisite:* The BAR must be set to the first location of a test data buffer. The word count register must be set to transfer 511 words (117701<sub>g</sub>). Too large or too small a WC results in a HNF error. (To be compatible with RLV11 software, a WC of 510 should not be used.)

The maintenance function allows the RLV12 to perform a self-test operation. This function is used to test the controller and may be executed with or without a disk drive attached. The maintenance function performs six internal tests as follows. The DAR is incremented after completion of each test.

Test	Function
1 and 2	Check internal logic
3	Checks DMA transfers
4	Checks the CRC of (DAR + 3)
5	Checks the CRC of (DAR + 4)
6	Checks the CRC of (CRC of DAR + 4)

#### CAUTION

Memory locations are modified by this function.

Under DMA control, 256 words are transferred from memory, beginning at the starting address in the BAR through BAR + 776<sub>g</sub>, to the FIFO RAM. Then all but the last word is transferred back into the next 255 memory locations, starting at BAR + 1000<sub>g</sub> through BAR + 1774<sub>g</sub>.

Next, the contents of the DAR are used to test the serial read/write data paths. The data uses an internal loop and is not transmitted to the disk drive. The CRC of the DAR + 3 and the CRC of the (CRC of DAR + 4) are stored in the FIFO RAM and can be read by reading the MPR. The DAR's low byte (bits 0-7) holds its original contents + 6.

The DAR's high byte (bits 8-15) is not incremented even when an overflow occurs out of the low byte.

### 5.10 EXAMPLES OF USING COMMANDS

Paragraphs 5.10.1 and 5.10.2 provide examples of the use of RLV12 commands in software programs.

### 5.10.1 Seek Operation

The following example illustrates the sequence of events for programming a seek operation.

1. Issue a Read Header command to the desired disk drive and wait for an interrupt request or wait for CRDY.
2. Check error flag in the CSR.
3. Read the header word from the MPR.
4. Compute the difference address and the direction for the seek.
5. Write the difference word into the DAR.
6. Issue the Seek command to the drive and wait for seek to be completed as indicated by DRDY.
7. Check error flag in the CSR.

Steps 1, 2 and 3 above are not needed for the next Seek commands if the software program keeps the current cylinder address and head selected in memory.

Reading sequential headers gives head position and present direction so the program can optimize the shortest distance to the new location.

### 5.10.2 Data Transfer Operation

The following example illustrates the sequence of events for programming a data transfer (read or write) operation.

1. Perform the steps of the seek operation previously described.
2. Write the bus address in the BAR.
3. Write the extended bus address in the BAE if using 22-bit addressing.
4. Write the DAR with the cylinder address, head selected, and sector address of the first disk location to be transferred.
5. Load the MPR with the word count (2's complement of words to be transferred).
6. Issue a Read Data, Write Data, or Write Check command in the CSR.
7. Wait for interrupt or test for CRDY.
8. Check the CSR for an error flag.

Seek commands or data transfer commands may be given to other drives between issuing a Seek to the first drive and issuing a data transfer command.

As soon as a Seek command is issued to the first drive, it returns an interrupt and sets CRDY. A Seek command may be given to another drive while the first drive is seeking. No interrupts occur when all the seeks are complete, so as soon as all Seek commands are issued, data transfer commands may be issued. Starting with the drive that was given the shortest seek distance makes it possible for the drive that completes its seek first to immediately perform its data transfer and interrupts when done.

## 5.11 ERROR RECOVERY

Errors can be detected and flagged in the RLV12 and RL01/RL02 subsystem. Some of the errors can be recovered; that is, if the operation is tried again, the error may not occur again. Some of the errors are fatal and could result in loss of the data, or damage to the media or equipment. The errors are listed with the recommended action in Table 5-1. The following examples suggest the kinds of questions to consider when programming error recovery routines.

The type of error is a factor in determining how many times to retry the operation. For example, a data late (DLT) error could be caused by a hardware system failure, but it could also be the result of bus activity by other I/O devices exceeding their throughput capability for a short duration. In the later case, the operation could be successful on the first retry.

The rate of error occurrence is a good indicator of system performance. An error logging routine should be used to obtain this information. If the rate of DLT errors increases, it could indicate hardware system failures, or it could indicate that the system is reaching its throughput capacity in its present configuration.

Another example of applying practical consideration to an error is with a header not found (HNF) error. After a retry, if the error occurs again, then possibly the head is not positioned over the correct track. If a read header operation is performed and the address for the media is examined, the current cylinder and head can be determined to see if it is a position problem. If it is not, then possibly there is a bad spot on the media and another area should be tried. If there is a bad header, that sector address should be entered into the Bad Sector File on the disk and the software should not use this bad sector.

Error log files should be maintained and consulted to help determine error causes. When an error occurs, the program should log it with facts such as the contents of the registers, the status of the unit, and whether or not a retry was successful. The more complete the error log, the faster the cause can be diagnosed.

**Table 5-1 Controller Status Errors**

<b>Controller Error</b>	<b>CSR Bit(s)</b>	<b>Recommended Action</b>
OPI	10	Operation incomplete; retry a limited number of times.
DCRC/HCRC	11	Data or header CRC error; retry a limited number of times. Record the contents of the DAR.
DLT	12	Data late; retry.
HNF	10, 12	Header not found; perform a Read Header command and verify cylinder.
NXM	13	Nonexistent memory; retry once. Record the contents of the BAR.
Parity Error Abort	10, 13	The command to the controller is aborted; retry.
Drive Error	14	Perform a Get Status command and check MPR for disk drive status errors; see Table 5-2.

**Table 5-2 Disk Drive Status Errors**

<b>Drive Error</b>	<b>MPR Drive Status Bit</b>	<b>Recommended Action</b>
CO	5	Cover open; close cover.
DSE	8	Multiple drive selection is detected. Retry once before telling operator to verify unit select plug.
WGE	10	Write gate error; retry. Drive is not ready, drive is write protected, or drive has another error.
SPE	11	Spin error; retry.
SKTO	12	Seek time out; reset drive and wait for 1.5 second before sending another Seek command.
WL	13	Write lock; drive is write protected.
CHE	14	Current head error. This error is fatal; do not retry. Write current is detected in the heads.
WDE	15	Write data error. This error is fatal; do not retry. No transitions are detected.

## CHAPTER 6 DISK DRIVE

### 6.1 INTRODUCTION

The RLV12-AK and the RLV22-AK come complete with an RL01 or RL02 disk drive, respectively. The following switches and indicators are found on the front of the disk drive (see Figure 6-1).

- Run/Stop switch with LOAD indicator
- Unit Select plug with READY indicator
- FAULT indicator
- WRITE PROTECT switch and indicator

Power ON/OFF control is a circuit breaker switch on the back of the disk drive. Operation of this switch will not damage the drive; however, this switch is usually left ON.

The user can select the voltage and range for each disk drive on the back of the drive.




Figure 6-1 RL01/RL02 Disk Drive (Front View)



## 6.2 USER SWITCHES AND INDICATORS

This paragraph provides information on each switch and indicator.

**Run/Stop Switch with LOAD Indicator** – The run/stop switch when pressed, energizes the spindle motor. When pressed again, the switch turns off the spindle motor as long as the heads and brushes are home. If the heads are loaded, pressing the switch causes the heads to unload and then turns off the spindle motor.

The switch has a mechanical memory. If the spindle motor is energized and the main power is lost for a short time, the spindle motor energizes again.

The LOAD indicator is on when the spindle is stopped, head is home, brushes are home, and the spindle motor is not energized. A cartridge can be loaded when this indicator is lit.

**Unit Select Plug with READY Indicator** – The unit select plug is a cam button that is inserted in a switch. The switch contacts are binary encoded for the unit select number (0, 1, 2, or 3) on the cam button. The READY indicator lights to indicate a drive ready condition; that is, the heads are loaded on a cylinder ready for a read or a write operation.

**FAULT Indicator** – The FAULT indicator comes on when an error condition occurs in the drive.

**WRITE PROTECT Switch and Indicator** – The WRITE PROTECT switch, when pressed, sets the drive in write protect mode. If the drive is in the process of writing at the time that the switch is pressed, writing continues until the next sector pulse. The WRITE PROTECT indicator is on when the write protect function is enabled. Pressing the WRITE PROTECT switch again turns off the write protect mode and indicator.

## 6.3 110/220 VOLTAGE AND NORMAL/LOW VOLTAGE RANGE SETTING


The voltage selection and voltage range are each set by a terminal block cover, shown in Figure 6-2. They should be set according to Table 6-1.

For systems operating with low line voltage, proceed as follows to change the NORMAL/LOW terminal block cover.

1. Remove the two screws from the NORMAL/LOW terminal block cover.
2. Withdraw the cover and reinsert it turned upside down.
3. After insertion, "LOW" must be showing through the small window in the cover.
4. Replace the two screws.

For systems operation at 220 Vac, 50 or 60 Hz, proceed as follows to change the voltage selection.

1. Remove the two screws from the 110/220 terminal block cover.
2. Withdraw the cover and reinsert it upside down.
3. After insertion, "220" must be showing through the small window in the cover.
4. Replace the two screws.



MR 6584

Figure 6-2 RL01/RL02 Disk Drive (Rear View)

Table 6-1 Voltage and Range Selector Setting

Line Voltage	110/220 Setting	NORMAL/LOW Setting
90-105 Vac	110	LOW
100-127 Vac	110	NORMAL
180-210 Vac	220	LOW
200-254 Vac	220	NORMAL



# RLV12 Disk Controller Configuration Sheet

## OPTIONS INCORPORATING THE RLV12

MODEL NUMBER	QTY	COMPONENTS	MODULE NUMBER	DESCRIPTION
RLV12	1	RLV12	M8061	DISK CONTROLLER
RLV22-AK	1	RLV12 RL02-AK	M8061	DISK CONTROLLER 10.4 MB CARTRIDGE DISK DRIVE

NOTE: BC80M CABLE SHIELD SHOULD BE CONNECTED TO CHASSIS GROUND AT BOTH ENDS OF THE CABLE.

The RLV12 is a RL01/RL02 cartridge disk drive controller contained on one quad-height multilayer module (M8061). The RLV12 may reside in any quad- or hex-size 16-, 18-, or 22-bit LSI-11 backplane and can support up to four RL01/RL02 disk drives in any combination.

The RLV12 transfers data to and from the LSI-11 bus using direct memory access (DMA) techniques. This allows data transfers to occur, without processor intervention.

The RLV12 contains the following features.

- Single quad-height module requiring no C-D interconnect.
- Supports DMA data transfers in 16-, 18-, or 22-bit addressing modes.
- Software compatible with RLV11 controller in 16- or 18-bit mode.
- Factory configured to support 22-bit addressing with a backplane such as the H9275-A.
- Controls from one to four RL01/RL02 drives.
- Memory parity error abort feature for use with memories that have a parity detect option.

**Table 1 FACTORY CONFIGURATION**

FUNCTION	DESCRIPTION	JUMPER CONFIGURATION
MEMORY PARITY ERROR ABORT	ENABLE ABORT*	NO JUMPER BETWEEN M23 TO M24 INSTALL JUMPER BETWEEN M24 TO M25
	DISABLE ABORT	INSTALL JUMPER BETWEEN M23 TO M24 NO JUMPER BETWEEN M24 TO M25
VCO CLOCK	ENABLE*	INSTALL JUMPER BETWEEN M26 TO M27
CRYSTAL CLOCK	ENABLE*	INSTALL JUMPER BETWEEN M28 TO M29
STANDARD DEVICE ADDRESS	16 BIT = 174400 OR 18 BIT = 774400	NO JUMPER BETWEEN M1 TO M2 INSTALL JUMPER BETWEEN M17 TO M20 INSTALL JUMPER BETWEEN M21 TO M22 INSTALL JUMPER BETWEEN M20 TO M21
	22 BIT = 17774400*	INSTALL JUMPER BETWEEN M1 TO M2 INSTALL JUMPER BETWEEN M11 TO M12 INSTALL JUMPER BETWEEN M17 TO M20 INSTALL JUMPER BETWEEN M21 TO M22 INSTALL JUMPER BETWEEN M20 TO M21
	160*	INSTALL JUMPER BETWEEN M3 TO M6 INSTALL JUMPER BETWEEN M7 TO M8 INSTALL JUMPER BETWEEN M6 TO M7


\*FACTORY CONFIGURATION

**Table 2 STANDARD REGISTER ASSIGNMENTS**

REGISTER NAME	ADDRESS		
	16 BIT	18 BIT	22 BIT
CONTROL/STATUS	174400	774400	17774400
BUS ADDRESS	174402	774402	17774402
DISK ADDRESS	174404	774404	17774404
MULTI-PURPOSE	174406	774406	17774406
BUS ADDRESS EXTENSION			17774410
RESERVED 1			17774412
RESERVED 2			17774414
RESERVED 3			17774416


CONFIGURABLE RANGES	16 BIT MODE	18 BIT MODE	22 BIT MODE
ADDRESS	160000-177770	760000-77770	17760000-1777760
VECTOR	0-774	0-774	0-774

**Figure 1 ADDRESS CONFIGURATION**




MR-5149

**Figure 2 JUMPER LOCATIONS**



MR-1421

**Figure 3 VECTOR CONFIGURATION**



MR-5750