

# Digital Semiconductor Alpha 21164PC Microprocessor

# **Data Sheet**

Order Number: EC-R2W1A-TE

Revision/Update Information: This is a preliminary document.

# **Preliminary**

Digital Equipment Corporation Maynard, Massachusetts

http://www.digital.com/semiconductor

#### September 1997

While DIGITAL believes the information included in this publication is correct as of the date of publication, it is subject to change without notice.

Digital Equipment Corporation makes no representations that the use of its products in the manner described in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of licenses to make, use, or sell equipment or software in accordance with the description.

©Digital Equipment Corporation 1997. All rights reserved. Printed in U.S.A.

AlphaGeneration, DIGITAL, Digital Semiconductor, OpenVMS, VAX, the AlphaGeneration design mark, and the DIGITAL logo are trademarks of Digital Equipment Corporation.

Digital Semiconductor is a Digital Equipment Corporation business.

GRAFOIL is a registered trademark of Union Carbide Corporation.

IEEE is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

Microsoft is a registered trademark and Windows NT is a trademark of Microsoft Corporation.

UNIX is a registered trademark in the United States and other countries licensed exclusively through X/Open Company Ltd.

All other trademarks and registered trademarks are the property of their respective owners.

# **Contents**

1	Abou	ut This Data Sheet	1
2	Alph	a 21164PC Microprocessor Features	2
3	Micro	oarchitecture	3
	3.1 3.1.1 3.1.2 3.1.3 3.1.4 3.2 3.3 3.4 3.4.1 3.4.2 3.4.3 3.4.4 3.5 3.6 3.6.1 3.6.2 3.6.3 3.7 3.8	Instruction Fetch/Decode and Branch Unit Instruction Prefetch and Decode Branch Prediction Instruction Translation Buffer Interrupts Integer Execution Unit. Floating-Point Execution Unit Memory Address Translation Unit. Data Translation Buffer Miss Address File Store Execution Write Buffer Cache Control and Bus Interface Unit Cache Organization Data Cache Instruction Cache External Cache Serial Read-Only Memory Interface Pipeline Organization	5 5 5 5 6 6 7 7 8 8 8 9 9 9 9 10 10 10 10 10 10 10 10 10 10 10 10 10
4	Pino	ut and Signal Descriptions	12
5	4.1 4.2 4.3 4.4	Pin Assignment	12 17 18 20
5	5.1	Clocks	34
	5.1 5.1.1 5.1.2 5.2 5.2.1 5.2.2 5.3 5.3.1	CPU Clock System Clock Board-Level Backup Cache Interface Bcache Victim Buffers Cache Coherence Protocol System Interface Commands and Addresses	34 35 36 37 37 38

	5.4 5.4.1 5.4.2 5.5 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5	Interrupts. Interrupt Signals During Initialization Interrupt Signals During Normal Operation  Test Modes Normal Test Interface Mode Serial ROM Interface Port Serial Terminal Port IEEE 1149.1 Test Access Port Test Status Signal	40 41 42 42 43 43 44 44
6	Alpha	Architecture Basics	45
	6.1 6.2 6.3 6.4	The Architecture	45 46 46 47
7	IEEE	Floating-Point Conformance	48
8	Intern	al Processor Registers	51
	8.1 8.2 8.3	IDU, MTU, Dcache, and PALtemp IPRs	51 55 55
9	PALc	ode	56
	9.1 9.1.1	PALcode Entry Points	56 57
	9.2 9.3	Required PALcode Function Codes	58 58
10	9.3	Required PALcode Function Codes	
10	9.3	Required PALcode Function Codes	58
10 11	9.3  Alpha  10.1 10.1.1 10.1.2 10.2 10.3 10.4 10.5	Required PALcode Function Codes Opcodes Reserved for PALcode  Instruction Summary  Reserved Opcodes Opcodes Reserved for DIGITAL Opcodes Reserved for PALcode IEEE Floating-Point Instructions VAX Floating-Point Instructions Opcode Summary	58 59 67 68 68 70 71

	11.3	Clocking Scheme	77
	11.3.1	Input Clocks	78
	11.3.2	Clock Termination and Impedance Levels	79
	11.3.3	AC Coupling	80
	11.4	AC Characteristics	80
	11.4.1	Test Configuration	80
	11.4.2	Pin Timing	82
	11.4.2.1		82
	11.4.2.2	-,	85
	11.4.3	Timing — Additional Signals	87
	11.4.3.1	-,	87
	11.4.3.2		87
	11.4.4	Timing of Test Features	89
	11.4.4.1		89
	11.4.4.2		91
	11.4.5	Clock Test Modes	92
	11.4.5.1	( (	92
	11.4.5.2		92
	11.4.6	IEEE 1149.1 (JTAG) Performance	93
	11.5	Power Supply Considerations	93
	11.5.1	Decoupling	94
	11.5.1.1	3	94
	11.5.1.2	Vddi Decoupling	94
	11.5.2	Power Supply Sequencing	95
12	Thern	nal Management	97
		<b></b>	
	12.1	Operating Temperature	97
	12.2	Heat-Sink Specifications	99
	12.3	Thermal Design Considerations	100
13	Mecha	anical Specifications	101
Α	Supp	ort, Products, and Documentation	102
	- Juppi	viti i vaavtoj alia bovalliviltativil	1 02

# **Figures**

1	21164PC Microprocessor Block/Pipe Flow Diagram	4
2	Instruction Pipeline Stages	11
3	21164PC Top View (Pin Down)	17
4	21164PC Bottom View (Pin Up)	18
5	21164PC Microprocessor Logic Symbol	19
6	21164PC Clock Signals	34
7	21164PC System Clock	35
8	21164PC Bcache Interface Signals	36
9	21164PC System Interface Signals	38
10	21164PC Interrupt Signals	40
11	21164PC Test Signals	42
12	osc_clk_in_h,I Input Network and Terminations	78
13	Impedance Versus Clock Input Frequency	79
14	Input/Output Pin Timing	81
15	Bcache Timing	84
16	sys_clk System Timing	86
17	BiSt Timing Event — Timeline	90
18	SROM Load Timing Event — Timeline	91
19	Serial ROM Load Timing	92
20	Heat Sink 1	99
21	Package Dimensions	101

### **Tables**

1	Alphanumeric Signal Pin List
2	Voltage Reference, Power, and Ground Pins
3	21164PC Signal Descriptions
4	21164PC Signal Descriptions by Function
5	Bcache States for Cache Coherency Protocols
6	21164PC Commands for the System
7	System Commands for the 21164PC
8	System Clock Divisor
9	System Clock Delay
10	21164PC Test Port Pins
11	IDU, MTU, Dcache, and PALtemp IPRs
12	CBU Internal Processor Register Descriptions
13	PALcode Trap Entry Points
14	Required PALcode Function Codes
15	Opcodes Reserved for PALcode
16	Instruction Format and Opcode Notation
17	Architecture Instructions
18	Opcodes Reserved for DIGITAL
19	Opcodes Reserved for PALcode
20	IEEE Floating-Point Instruction Function Codes
21	VAX Floating-Point Instruction Function Codes
22	Opcode Summary
23	Required PALcode Function Codes
24	21164PC Absolute Maximum Ratings
25	Operating Voltages
26	CMOS DC Input/Output Characteristics
27	Input Clock Specification
28	Bcache Loop Timing
29	Normal Output Driver Characteristics
30	Big Output Driver Characteristics
31	21164PC System Clock Output Timing (sysclk=T <sub>Ø</sub> )
32	Input Timing for sys_clk_out-Based Systems
33	Output Timing for sys_clk_out-Based Systems
34	Bcache Control Signal Timing
35	BiSt Timing for Some System Clock Ratios, Port Mode=Normal (System Cycles)
36	BiSt Timing for Some System Clock Ratios, Port Mode=Normal (CPU Cycles)
37	SROM Load Timing for Some System Clock Ratios (System Cycles)
38	SROM Load Timing for Some System Clock Ratios (CPU Cycles)
39	Clock Test Modes
40	IEEE 1149.1 Circuit Performance Specifications
41	$\Theta_{c}a$ at Various Airflows
42	Maximum T <sub>a</sub> at Various Airflows

# 1 About This Data Sheet

This data sheet provides a technical overview of the Digital Semiconductor Alpha 21164PC microprocessor (called the 21164PC), including:

- Functional units
- Signal descriptions
- External interface
- Internal processor register (IPR) summary
- Privileged architecture library code (PALcode) instructions
- Electrical characteristics
- Thermal characteristics
- Mechanical packaging

This data sheet is not intended to provide the reader with everything needed to begin chip implementation. For a more comprehensive description of the 21164PC and the Alpha architecture, refer to documents listed in the Support, Products, and Documentation section located at the end of this document.

#### **Document Conventions**

Throughout this data sheet, the following conventions are used:

- INT*n* refers to NATURALLY ALIGNED groups of *n* 8-bit bytes. For example:
  - INT16 The four least significant address bits are 0.
  - INT8 The three least significant address bits are 0.
  - INT4 The two least significant address bits are 0.
- Values of 1, 0, and X are used in some tables. The X signifies a *don't care* (1 or 0) convention, which can be determined by the system designer.

# 2 Alpha 21164PC Microprocessor Features

The 21164PC has the following features:

- Fully pipelined 64-bit advanced RISC architecture supports multiple operating systems, including:
  - Microsoft Windows NT
  - DIGITAL UNIX
  - OpenVMS
- 400-MHz through 533-MHz operation
- Superscalar 4-way instruction issue
- High-bandwidth (128-bit) interface
- Peak execution rate of 2.1 BIPS
- 0.35-µm CMOS technology
- Two onchip caches:
  - 16KB, direct-mapped, L1 instruction cache
  - 8KB, dual-ported, direct-mapped, write-through L1 data cache
- Supports board-level L2 cache ranging from 512KB to 4MB
- Supports byte and word data types
- 3.3-V external interface and 2.5-V internal interface

The 21164PC implements IEEE S\_floating and T\_floating, and VAX F\_floating and G\_floating data types, and supports longword (32-bit) and quadword (64-bit) integers. It also provides byte (8-bit) and word (16-bit) support by byte-manipulation instructions. Limited hardware support is provided for the VAX D\_floating data type.

# 3 Microarchitecture

The 21164PC microprocessor is a high-performance implementation of DIGITAL's Alpha architecture. The following subsections provide an overview of the chip's architecture and major functional units.

Figure 1 shows a block diagram of the 21164PC, which consists of the following:

- Instruction fetch/decode and branch unit (IDU)
- Integer execution unit (IEU)
- Floating-point execution unit (FPU)
- Memory address translation unit (MTU)
- Cache control and bus interface unit (CBU)
- Data cache (Dcache)
- Instruction cache (Icache)
- Serial read-only memory (SROM) interface

Backup Cache (Bcache) 512kB to 4MB Direct-Mapped (Offchip) Integer Execution Unit 88 Cache Control and Bus Interface Unit Bus Address File Floating-Point Add Pipe and Divider S7 To Floating-Point Unit Floating-Point Multiply Pipe Address to Pins Floating-Point Execution Unit Floating-Point Store Data Integer Unit Store Data ADD, LOG, SHIFT, LD, ST, IMUL, CMP, SEXT, CMOV, BYTE, WORD Memory Address Translation Unit ADD, LOG, LD, BR, CMP, CMOV 6 Data Misse Write Buffer 6, 32-Byte Entries Miss Address File 4 Istream Misses Floating-Point Divider Data Cache (Dcache) 8KB 32-Byte Block Direct-Mapped Dual Read-Ported Dual-Read Translation Buffer Store Data 64-Entry Associative Dual-Ported Integer Pipe 0 Integer Pipe 1 \$4 Floating-Point Register File Store and Fill Data Instruction Stream Miss (Physical Address) Load Data Issue Scoreboard Logic Integer 83 Instruction Slot Logic **S**2 Instruction Translation Buffer 48-Entry Associative Buffer Buffer 卓 જ Instruction Fetch/Decode Unit 16KB 64-Byte Block Direct-Mapped Instruction Cache Program Counter Logic S Istream Refill Buffer Next Index Logic

Figure 1 21164PC Microprocessor Block/Pipe Flow Diagram

MK145513B

### 3.1 Instruction Fetch/Decode and Branch Unit

The primary function of the instruction fetch/decode and branch unit (IDU) is to manage and issue instructions to the IEU, MTU, and FPU. It also manages the instruction cache. The IDU contains:

- Prefetcher and instruction buffer
- Instruction slot and issue logic
- Program counter (PC) and branch prediction logic
- 48-entry instruction translation buffers (ITBs)
- Abort logic
- Register conflict logic
- Interrupt and exception logic

#### 3.1.1 Instruction Prefetch and Decode

The IDU handles only NATURALLY ALIGNED groups of four instructions (INT16). The IDU does not advance to a new group of four instructions until all instructions in a group are issued. If a branch to the middle of an INT16 group occurs, then the IDU attempts to issue the instructions from the branch target to the end of the current INT16; the IDU then proceeds to the next INT16 of instructions after all the instructions in the target INT16 are issued. Thus, proper code scheduling is required to achieve optimal performance.

#### 3.1.2 Branch Prediction

The branch unit, or prediction logic, is also part of the IDU. Branch and PC prediction are necessary to predict and begin fetching the target instruction stream before the branch or jump instruction is issued. Each instruction location in the instruction cache (Icache) contains a 2-bit history state to record the outcome of branch instructions.

#### 3.1.3 Instruction Translation Buffer

The IDU includes a 48-entry, fully associative instruction translation buffer (ITB). The buffer stores recently used instruction stream (Istream) address translations and protection information for pages ranging from 8KB to 512KB and uses a not-last-used replacement algorithm.

### **Integer Execution Unit**

The 21164PC provides two optional translation extensions called superpages. Access to superpages is allowed only while executing in privileged mode.

- One superpage maps virtual address bits <39:13> to physical address bits <39:13>, on a one-to-one basis, when virtual address bits <42:41> equal 2.
- The other superpage maps virtual address bits <29:13> to physical address bits <29:13>, on a one-to-one basis, and forces physical address bits <39:30> to 0 when virtual address bits <42:30> equal 1FFE(hex).

### 3.1.4 Interrupts

The IDU exception logic supports three sources of interrupts:

Hardware interrupts

There are seven level-sensitive hardware interrupt sources supplied by the following signals:

```
irq_h<3:0>
sys_mch_chk_irq_h
pwr_fail_irq_h
mch_halt_irq_h
```

Software interrupts

There are 15 prioritized software interrupts sourced by an onchip internal processor register (IPR).

Asynchronous system traps

There are four asynchronous system traps (ASTs) controlled by onchip IPRs.

Most interrupts can be independently masked in onchip enable registers. In addition, AST interrupts are qualified by the current processor mode. All interrupts are disabled when the processor is executing PALcode.

## 3.2 Integer Execution Unit

The integer execution unit (IEU) contains two 64-bit integer execution pipelines— E0 and E1, which include the following:

- Two adders
- Two logic boxes
- A barrel shifter

### **Floating-Point Execution Unit**

- Byte-manipulation logic
- An integer multiplier

The IEU also includes the 40-entry, 64-bit integer register file (IRF) that contains the 32 integer registers defined by the Alpha architecture and 8 PALshadow registers. The register file has four read ports and two write ports, which provide operands to both integer execution pipelines and accept results from both pipes. The register file also accepts load instruction results (memory data) on the same two write ports.

## 3.3 Floating-Point Execution Unit

The onchip, pipelined floating-point unit (FPU) can execute both IEEE and VAX floating-point instructions. The 21164PC supports IEEE S\_floating and T\_floating data types, and all rounding modes. It also supports VAX F\_floating and G\_floating data types, and provides limited support for the D\_floating format. The FPU contains:

- A 32-entry, 64-bit floating-point register file (FRF)
- A user-accessible control register
- A floating-point multiply pipeline
- A floating-point add pipeline The floating-point divide unit is associated with the floating-point add pipeline but is not pipelined.

The FPU can accept two instructions every cycle, with the exception of floating-point divide instructions. The result latency for nondivide, floating-point instructions is four cycles.

## 3.4 Memory Address Translation Unit

The memory address translation unit (MTU) contains three major sections:

- Data translation buffer (dual ported)
- Miss address file (MAF)
- Write buffer address file

The MTU receives up to two virtual addresses every cycle from the IEU. The translation buffer generates the corresponding physical addresses and access control information for each virtual address. The 21164PC implements a 43-bit virtual address, a 40-bit noncacheable physical address, and a 33-bit cacheable physical

### **Memory Address Translation Unit**

addresses. Cacheable addresses consist of bits <32:0> when bit <39>=0. Physical addresses that set bits <38:33> are not supported by the 21164PC. These addresses are not checked by the 21164PC and could result in erroneous data.

The MTU can perform read and write operations to/from memory on byte, word, longword, and quadword boundaries.

#### 3.4.1 Data Translation Buffer

The 64-entry, fully associative, dual-read-ported data translation buffer (DTB) stores recently used data stream (Dstream) page table entries (PTEs). Each entry supports all four granularity hint-bit combinations, so that a single DTB entry can provide translation for up to 512 contiguously mapped, 8-KB pages.

The DTB also supports the register-enabled superpage extension. The DTB superpage maps provide virtual-to-physical address translation for two regions of the virtual address space.

#### 3.4.2 Miss Address File

The MTU begins the execution of each load instruction by translating the virtual address and by accessing the data cache (Dcache). Translation and Dcache tag read operations occur in parallel. If the addressed location is found in the Dcache (a hit), then the data from the Dcache is formatted and written to either the integer register file (IRF) or floating-point register file (FRF). The formatting required depends on the particular load instruction executed. If the data is not found in the Dcache (a miss), then the address, target register number, and formatting information are entered in the miss address file (MAF).

The MAF performs a load-merging function. When a load miss occurs, each MAF entry is checked to see if it contains a load miss that addresses the same Dcache (32-byte) block. If it does, and certain merging rules are satisfied, then the new load miss is merged with an existing MAF entry. This allows the MTU to service two or more load misses with one data fill from the CBU.

There are six MAF entries for load misses and four more for IDU instruction fetches and prefetches. Load misses are usually the highest MTU priority.

#### 3.4.3 Store Execution

The Dcache follows a write-through protocol. During the execution of a store instruction, the MTU probes the Dcache to determine whether the location to be overwritten is currently cached. If so (a Dcache hit), the Dcache is updated. Regardless of the Dcache state, the MTU forwards the data to the CBU.

A load instruction that is issued one cycle after a store instruction in the pipeline creates a conflict if both the load and store operations access the same memory location. (The store instruction has not yet updated the location when the load instruction reads it.) This conflict is handled by forcing the load instruction to take a replay trap; that is, the IDU flushes the pipeline and restarts execution from the load instruction. By the time the load instruction arrives at the Dcache the second time, the conflicting store instruction has written the Dcache and the load instruction is executed normally.

Replay traps can be avoided by scheduling the load instruction to issue three cycles after the store instruction. If the load instruction is scheduled to issue two cycles after the store instruction, then it will be issue-stalled for one cycle.

#### 3.4.4 Write Buffer

The MTU also contains a write buffer that has six 32-byte entries. The write buffer provides a finite, high-bandwidth resource for receiving store data to minimize the number of CPU stall cycles.

### 3.5 Cache Control and Bus Interface Unit

The cache control and bus interface unit (CBU) processes all accesses sent by the MTU and implements all memory-related external interface functions, particularly the coherence protocol functions for write-back caching. It controls the board-level L2 cache (Bcache). The CBU handles all instruction and primary Dcache read misses and performs the function of writing data from the write buffer into the shared coherent memory subsystem. The CBU also controls the 128-bit bidirectional data bus, address bus, and I/O control.

### 3.6 Cache Organization

The 21164PC has two onchip caches — a primary L1 data cache and a primary L1 instruction cache. All memory cells in the onchip caches are fully static, 6-transistor, CMOS structures.

### **Serial Read-Only Memory Interface**

The 21164PC also provides control for a board-level, external L2 cache.

#### 3.6.1 Data Cache

The data cache (Dcache) is a dual-read-ported, single-write-ported, 8-KB cache. It is a write-through, read-allocate, direct-mapped, physical cache with 32-byte blocks.

#### 3.6.2 Instruction Cache

The instruction cache (Icache) is a 16-KB, virtual, direct-mapped cache with 64-byte blocks and 32-byte fills. Each block tag contains:

- A 7-bit address space number (ASN) field as defined by the Alpha architecture
- A 1-bit address space match (ASM) field as defined by the Alpha architecture
- A 1-bit PALcode (physically addressed) indicator

Software, rather than Icache hardware, maintains Icache coherence with memory.

#### 3.6.3 External Cache

The CBU implements control for an external, direct-mapped, physical, write-back, write-allocate cache with 64-byte blocks. The 21164PC supports board-level cache sizes of 512KB, 1MB, 2MB, and 4MB.

## 3.7 Serial Read-Only Memory Interface


The serial read-only memory (SROM) interface provides the initialization data load path from a system SROM to the instruction cache. Following initialization, this interface can function as a diagnostic port by using privileged architecture library code (PALcode).

### 3.8 Pipeline Organization

The 21164PC has a 7-stage (or 7-cycle) pipeline for integer operate and memory reference instructions, and a 9-stage pipeline for floating-point operate instructions. The IDU maintains state for all pipeline stages to track outstanding register write operations.

Figure 2 shows the integer operate, memory reference, and floating-point operate pipelines for the IDU, FPU, IEU, and MTU. The first four stages are executed in the IDU. Remaining stages are executed by the IEU, FPU, MTU, and CBU.

Figure 2 Instruction Pipeline Stages



# 4 Pinout and Signal Descriptions

Sections 4.1 and 4.2 list and describe the 21164PC microprocessor external signals and their associated pins.

# 4.1 Pin Assignment

The 21164PC has 413 pins aligned in an interstitial pin grid array (IPGA) design. Table 1 lists the 21164PC signal pins and their corresponding pin grid array (PGA) locations in alphanumeric order; Table 2 lists the voltage reference, power, and ground pins. There are 264 functional signal pins, 2 spare signal pins (unused), 5 voltage reference pins (unused), 46 external power (**Vdd**) pins, 22 internal power (**Vddi**) pins, and 74 ground (**Vss**) pins.

**Table 1 Alphanumeric Signal Pin List** 

(Sheet 1 of 4)

Signal	PGA Location	Signal	PGA Location	Signal	PGA Location
addr_h<4>	AH12	addr_h<5>	AN11	addr_h<6>	AJ13
addr_h<7>	AL9	addr_h<8>	AK8	addr_h<9>	AJ11
addr_h<10>	AN9	addr_h<11>	AJ7	addr_h<12>	AJ9
addr_h<13>	AL5	addr_h<14>	AK6	addr_h<15>	AH6
addr_h<16>	AG7	addr_h<17>	AK4	addr_h<18>	AJ3
addr_h<19>	AH4	addr_h<20>	AJ1	addr_h<21>	AF6
addr_h<22>	AC31	addr_h<23>	AJ35	addr_h<24>	AH32
addr_h<25>	AE37	addr_h<26>	AK34	addr_h<27>	AD32
addr_h<28>	AE33	addr_h<29>	AF34	addr_h<30>	AL33
addr_h<31>	AK32	addr_h<32>	AF32	addr_h<33>	AG31
addr_h<34>	AJ31	addr_h<35>	AJ37	addr_h<36>	AL31
addr_h<37>	AN29	addr_h<38>	AL29	addr_h<39>	AH34
addr_bus_req_h	A21	$addr\_res\_h < 0 >$	D34	$addr\_res\_h{<}1{>}$	E37
cack_h	F18	clk_mode_h<0>	AJ19	clk_mode_h<1>	AH20
cmd_h<0>	F2	cmd_h<1>	E3	cmd_h<2>	G3
cmd_h<3>	Н6	cpu_clk_out_h	AL25	dack_h	F20

**Table 1 Alphanumeric Signal Pin List** 

(Sheet 2 of 4)

Signal	PGA Location	Signal	PGA Location	Signal	PGA Location
data_h<0>	F34	data_h<1>	H32	data_h<2>	J31
data_h<3>	J33	data_h<4>	G37	data_h<5>	K32
data_h<6>	H34	data_h<7>	J35	data_h<8>	K34
data_h<9>	L31	data_h<10>	J37	data_h<11>	M32
data_h<12>	L35	data_h<13>	M36	data_h<14>	L37
data_h<15>	M34	data_h<16>	N31	data_h<17>	P32
data_h<18>	P34	data_h<19>	Q31	data_h<20>	N35
data_h<21>	Q33	data_h<22>	Q35	data_h<23>	Q37
data_h<24>	R32	data_h<25>	R34	data_h<26>	S37
data_h<27>	S31	data_h<28>	S35	data_h<29>	T32
data_h<30>	T34	data_h<31>	T30	data_h<32>	T36
data_h<33>	U35	data_h<34>	U31	data_h<35>	U37
data_h<36>	V36	data_h<37>	V34	data_h<38>	V30
data_h<39>	W35	data_h<40>	V32	data_h<41>	X34
data_h<42>	W37	data_h<43>	W31	data_h<44>	Y37
data_h<45>	Y35	data_h<46>	Z34	data_h<47>	X32
data_h<48>	Y33	data_h<49>	AB36	data_h<50>	Y31
data_h<51>	AC35	data_h<52>	AA31	data_h<53>	Z32
data_h<54>	AD34	data_h<55>	AE35	data_h<56>	AA37
data_h<57>	AB34	data_h<58>	AG37	data_h<59>	AB32
data_h<60>	AG35	data_h<61>	AH36	data_h<62>	AE31
data_h<63>	AC37	data_h<64>	J3	data_h<65>	J1
data_h<66>	K6	data_h<67>	J5	data_h<68>	L7
data_h<69>	K4	data_h<70>	L3	data_h<71>	M2
data_h<72>	L1	data_h<73>	M6	data_h<74>	N1
data_h<75>	M4	data_h<76>	N3	data_h<77>	Q7

# **Pin Assignment**

Table 1 Alphanumeric Signal Pin List

(Sheet 3 of 4)

Signal	PGA Location	Signal	PGA Location	Signal	PGA Location
data_h<78>	Q1	data_h<79>	P6	data_h<80>	P4
data_h<81>	R6	data_h<82>	S1	data_h<83>	Q5
data_h<84>	T2	data_h<85>	Q3	data_h<86>	R4
data_h<87>	S3	data_h<88>	T6	data_h<89>	T4
data_h<90>	S7	data_h<91>	T8	data_h<92>	U3
data_h<93>	U7	data_h<94>	U1	data_h<95>	V8
data_h<96>	V2	data_h<97>	V4	data_h<98>	V6
data_h<99>	W7	data_h<100>	W1	data_h<101>	W3
data_h<102>	X4	data_h<103>	X6	data_h<104>	Y1
data_h<105>	Y5	data_h<106>	Y7	data_h<107>	Y3
data_h<108>	Z4	data_h<109>	Z6	data_h<110>	AA1
data_h<111>	AA3	data_h<112>	AC1	data_h<113>	AB4
data_h<114>	AB2	data_h<115>	AC7	data_h<116>	AD6
data_h<117>	AB6	data_h<118>	AC3	data_h<119>	AE5
data_h<120>	AD4	data_h<121>	AE1	data_h<122>	AF4
data_h<123>	AG3	data_h<124>	AE3	data_h<125>	AE7
data_h<126>	AG1	data_h<127>	AH2	data_adsc_l	D32
data_adv_l	C33	data_bus_req_h	E21	data_ram_oe_l	D18
data_ram_we_l <0>	B18	data_ram_we_l<1>	A19	data_ram_we_l<2>	B20
data_ram_we_l <3>	D20	dc_ok_h	AL23	fill_h	D4
fill_dirty_h	AL11	fill_error_h	F6	fill_id_h	C5
idle_bc_h	F4	index_h<4>	E23	index_h<5>	C25
index_h<6>	C21	index_h<7>	B26	index_h<8>	A23
index_h<9>	C23	index_h<10>	A25	index_h<11>	A27
index_h<12>	F26	index_h<13>	E25	index_h<14>	C27

**Table 1 Alphanumeric Signal Pin List** 

(Sheet 4 of 4)

Signal	PGA Location	Signal	PGA Location	Signal	PGA Location
index_h<15>	C29	index_h<16>	E27	index_h<17>	E29
index_h<18>	D30	index_h<19>	A29	index_h<20>	A31
index_h<21>	C31	int4_valid_h<0>	E35	int4_valid_h<1>	F32
int4_valid_h<2>	H4	int4_valid_h<3>	E1	irq_h<0>	AJ27
irq_h<1>	AL27	irq_h<2>	AH26	irq_h<3>	AN27
lw_parity_h<0>	G35	lw_parity_h<1>	F36	lw_parity_h<2>	J7
lw_parity_h<3>	G1	mch_hlt_irq_h	AM26	osc_clk_in_h	AN19
osc_clk_in_l	AM20	port_mode_h<0>	AH18	port_mode_h<1>	AM18
pwr_fail_irq_h	AJ25	srom_clk_h	AL17	srom_data_h	AK16
srom_oe_l	AJ17	srom_present_l	AK18	st_clk1_h	E7
st_clk2_h	E31	st_clk3_h	G31	sys_clk_out1_h	AK22
sys_clk_out2_h	AJ23	sys_mch_chk_ irq_h	AN25	sys_reset_l	AN23
tag_data_h<19>	A11	tag_data_h<20>	D6	tag_data_h<21>	E9
tag_data_h<22>	D8	tag_data_h<23>	C7	tag_data_h<24>	F12
tag_data_h<25>	B6	tag_data_h<26>	E11	tag_data_h<27>	C9
tag_data_h<28>	A9	tag_data_h<29>	C13	tag_data_h<30>	C11
tag_data_h<31>	E15	tag_data_h<32>	A15	tag_data_par_h	B12
tag_dirty_h	A13	tag_ram_oe_l	A17	tag_ram_we_l	C17
tag_valid_h	E17	tck_h	AL13	tdi_h	AN17
tdo_h	AL15	temp_sense	AN13	test_status_h<1>	AJ15
tms_h	AN15	trst_l	AM12	victim_pending_h	C15
spare1	AJ29	spare2	AK30	_	

# **Pin Assignment**

Table 2 lists the voltage reference, power, and ground pins.


Table 2 Voltage Reference, Power, and Ground Pins

Signal	PGA Location
Vss Metal planes 2, 6	A3, A5, A7, A33, A35, B2, B8, B14, B24, B30, B36, C1, C37, D12, D16, D22, D26, E5, E19, E33, F10, F16, F22, F28, H2, H36, K8, K30, L5, L33, P2, P8, P30, P36, S5, S33, W5, W33, Z2, Z8, Z30, Z36, AC5, AC33, AD8, AD30, AF2, AF36, AH10, AH16, AH22, AH28, AJ5, AJ33, AK12, AK20, AK26, AL1, AL19, AL21, AL37, AM2, AM8, AM14, AM24, AM30, AM36, AN3, AN5, AN7, AN21, AN31, AN33, AN35
<b>Vdd</b> Metal plane 7	B4, B10, B16, B22, B28, B34, C3, C35, D2, D36, F8, F14, F24, F30, K2, K36, M8, M30, R2, R8, R30, R36, X2, X8, X30, X36, AB8, AB30, AD2, AD36, AH8, AH14, AH24, AH30, AK2, AK36, AL3, AL35, AM4, AM6, AM10, AM16, AM22, AM28, AM32, AM34
Vddi Metal plane 4	B32, C19, D10, D14, D24, D28, E13, G5, G33, N5, N7, N33, N37, U5, U33, AA5, AA7, AA33, AA35, AG5, AG33, AJ21, AK10, AK14, AK24, AK28, AL7

## 4.2 21164PC Packaging

Figure 3 shows the 21164PC pinout from the top view with pins facing down.


Figure 3 21164PC Top View (Pin Down)



### 21164PC Microprocessor Logic Symbol

Figure 4 shows the 21164PC pinout from the bottom view with pins facing up.

Figure 4 21164PC Bottom View (Pin Up)



# 4.3 21164PC Microprocessor Logic Symbol

Figure 5 shows the logic symbol for the 21164PC chip.




Figure 5 21164PC Microprocessor Logic Symbol

### 4.4 21164PC Signal Names and Functions

The following table defines the 21164PC signal types referred to in this section:

Signal Type	Definition
В	Bidirectional
I	Input only
0	Output only

The remaining two tables describe the function of each 21164PC external signal. Table 3 lists all signals in alphanumeric order and provides full signal descriptions. Table 4 lists signals by function and provides an abbreviated description.

Table 3 21164PC Signal Descriptions

(Sheet 1 of 10)

Signal	Туре	Count	Description
addr_h<39:4>	В	36	Address bus. These bidirectional signals provide the address of the requested data or operation between the 21164PC and the system. If <b>addr_h&lt;39&gt;</b> is asserted, then the reference is to noncached, I/O memory space.
			When the byte/word instructions are used and addr_h<39> is asserted, six additional bits of information are communicated over the pin bus. Two of the new bits are driven over addr_h<38:37>, becoming transfer_size<1:0>, with the following values:
			00 Size = 8 bytes 01 Size = 4 bytes 10 Size = 2 bytes 11 Size = 1 byte
addr_bus_req_h	I	1	Address bus request. The system interface uses this signal to gain control of the <b>addr_h&lt;39:4&gt;</b> and <b>cmd_h&lt;3:0&gt;</b> pins.

Table 3 21164PC Signal Descriptions

(Sheet 2 of 10)

Signal	Туре	Count	Desc	ription		
addr_res_h<1:0>	О	2	the 2		1> and <0>. For system commands, pins to indicate the state of the block in	
			Bits	Command	Meaning	
			00	NOP	Nothing.	
			01	NOACK	Data not found or clean.	
			10	_	Reserved.	
			11	ACK/Bcache	Data from Bcache.	
cack_h	I	1		knowledge any one	e. The system interface uses this signal of the commands driven by the	
clk_mode_h<1:0>	I	2	Clock test mode. These signals specify a relationship to osc_clk_in_h,l, the CPU cycle time, and the duty-cycle izer. These signals should be deasserted in normal oper mode.			
			Bits	Description		
			00	CPU clock frequer quency.	ncy is equal to the input clock fre-	
			01		ncy is equal to the input clock fre- nchip duty-cycle equalizer enabled.	
			10		clock, allowing the system clock to be stable reference clock.	
			11		clock, allowing the system clock to be stable reference clock, with the onchip er enabled.	

Table 3 21164PC Signal Descriptions

(Sheet 3 of 10)

Signal	Туре	Count	Description
cmd_h<3:0>	В	4	Command bus. These signals drive and receive the commands from the command bus. The following tables define the commands that can be driven on the <b>cmd_h&lt;3:0&gt;</b> bus by the 21164PC or the system.

21164P	21164PC Commands to System:				
cmd_h <3:0>	Command	Meaning			
0000	NOP	Nothing.			
0001	_	Reserved.			
0010	_	Reserved.			
0011	_	Reserved.			
0100	_	Reserved.			
0101	_	Reserved.			
0110	WRITE BLOCK	Request to write a block.			
0111	_	Reserved.			
1000	READ MISSO	Request for data.			
1001	READ MISS1	Request for data.			
1010	_	Reserved.			
1011	_	Reserved.			
1100	BCACHE VICTIM	Bcache victim should be removed.			
1101	_	Reserved.			
1110	_	Reserved.			
1111	_	Reserved.			

Table 3 21164PC Signal Descriptions

(Sheet 4 of 10)

Signal	Туре	Count	Descrip	tion	
			System	Commands to 21	164PC:
			cmd_h <3:0>	Command	Meaning
			0000	NOP	Nothing.
			0001	FLUSH	Removes block from caches; return dirty data.
			0010	INVALIDATE	Invalidates the block from caches.
			0011	_	Reserved.
			0100	READ	Read a block.
			0101	_	Reserved.
			0111	_	Reserved.
			1xxx	_	Reserved.
cpu_clk_out_h	O	1	CPU clo	ock output. This sign	al is used for test purposes.
dack_h	I	1			em interface uses this signal to n the 21164PC and the system.
data_h<127:0>	В	128		s. These signals are C, the system, and the	used to move data between the ne Bcache.
data_adsc_l	O	1	Loads a	new address into th	e Bcache SSRAM.
data_adv_l	O	1	Advance	es the Bcache index	to the next address.
data_bus_req_h	I	1	on the rist the data this sign number of serted or	sing edge of sysclk abus on the rising ed al, the system shoul of cycles. If the 211	64PC samples this signal asserted $n$ , then the 21164PC does not drive ge of sysclk $n+1$ . Before asserting d assert <b>idle_bc_h</b> for the correct 64PC samples this signal deassysclk $n$ , then the 21164PC drives ge of sysclk $n+1$ .
data_ram_oe_l	О	1	Data RA read ope		his signal is asserted for Bcache

**Table 3 21164PC Signal Descriptions** 

(Sheet 5 of 10)

Signal	Туре	Count	Description
data_ram_we_l<3:0>	О	4	Data RAM write-enable. These signals are asserted for any Bcache write operation.
dc_ok_h	I	1	dc voltage OK. Must be deasserted until dc voltage reaches proper operating level. After that, <b>dc_ok_h</b> is asserted.
fill_h	I	1	Fill warning. If the 21164PC samples this signal asserted on the rising edge of sysclk $n$ , then the 21164PC provides the address indicated by <b>fill_id_h</b> to the Bcache on the rising edge of sysclk $n+1$ . The Bcache begins to write in that sysclk. At the end of sysclk $n+1$ , the 21164PC waits for the next sysclk and then begins the write operation again if <b>dack_h</b> is not asserted.
fill_dirty_h	I	1	Fill dirty. If the block being filled is dirty, this pin should be asserted.
fill_error_h	I	1	Fill error. If this signal is asserted during a fill from memory, it indicates to the 21164PC that the system has detected an invalid address or hard error. The system still provides an apparently normal read sequence with correct ECC/parity though the data is not valid. The 21164PC traps to the machine check (MCHK) PALcode entry point and indicates a serious hardware error. fill_error_h should be asserted when the data is returned. Each assertion produces a MCHK trap.
fill_id_h	Ι	1	Fill identification. Asserted with <b>fill_h</b> to indicate which register is used. The 21164PC supports two outstanding load instructions. If this signal is asserted when the 21164PC samples <b>fill_h</b> asserted, then the 21164PC provides the address from miss register 1. If it is deasserted, then the address in miss register 0 is used for the read operation.
idle_bc_h	Ι	1	Idle Bcache. When asserted, the 21164PC finishes the current Bcache read or write operation but does not start a new read or write operation until the signal is deasserted. The system interface must assert this signal in time to idle the Bcache before fill data arrives.
index_h<21:4>	O	18	Index. These signals index the Bcache.

Table 3 21164PC Signal Descriptions

(Sheet 6 of 10)

Signal	Type	Count	Description
int4_valid_h<3:0>	0	4	INT4 data valid. During write operations to noncached space, these signals are used to indicate which INT4 bytes of data are valid. This is useful for noncached write operations that have been merged in the write buffer.

int4_valid_h<3:0>	Write Meaning
xxx1	<b>data_h&lt;31:0&gt;</b> valid
xx1x	<b>data_h&lt;63:32&gt;</b> valid
x1xx	<b>data_h&lt;95:64&gt;</b> valid
1xxx	<b>data_h&lt;127:96&gt;</b> valid

During read operations to noncached space, these signals indicate which INT8 bytes of a 32-byte block need to be read and returned to the processor. This is useful for read operations to noncached memory.

int4_valid_h<3:0>	Read Meaning
xxx1	<b>data_h&lt;63:0&gt;</b> valid
xx1x	<b>data_h&lt;127:64&gt;</b> valid
x1xx	data_h<191:128> valid
1xxx	data_h<255:192> valid

**Note:** For both read and write operations, multiple **int4\_valid\_h<3:0>** bits can be set simultaneously.

Table 3 21164PC Signal Descriptions

(Sheet 7 of 10)

### Signal Type Count Description

When addr\_h<39> is asserted, the int4\_valid\_h<3:0> signals are considered the addr\_h<3:0> bits required for byte/word transactions. The functionality of these bits is tied to the value stored in addr\_h<38:37>.

#### For read transactions:

addr_h <38:37>	int4_valid_h<3:0> Value
00	Valid INT8 mask
01	<pre>addr_h&lt;3:2&gt; valid on int4_valid_h&lt;3:2&gt;; int4_valid&lt;1:0&gt; undefined</pre>
10	<pre>addr_h&lt;3:1&gt; valid on int4_valid_h&lt;3:1&gt;; int4_valid&lt;0&gt; undefined</pre>
11	addr_h<3:0> valid on int4_valid_h<3:0>

#### For write transactions:

addr_h <38:37>	int4_valid_h<3:0> Value
00	Valid INT4 mask
01	Valid INT4 mask
10	<pre>addr_h&lt;3:1&gt; valid on int4_valid_h&lt;3:1&gt;; int4_valid&lt;0&gt; undefined</pre>
11	addr_h<3:0> valid on int4_valid_h<3:0>

**Table 3 21164PC Signal Descriptions** 

(Sheet 8 of 10)

Signal	Type	Count	Description
irq_h<3:0>	I	4	System interrupt requests. These signals have multiple modes of operation. During normal operation, these level-sensitive signals are used to signal interrupt requests. During initialization, these signals are used to set up the CPU cycle time divisor for <b>sys clk out1 h</b> as follows:

irq_h<3>	irq_h<2>	irq_h<1>	irq_h<0>	Ratio
Low	High	Low	Low	4
Low	High	Low	High	5
Low	High	High	Low	6
Low	High	High	High	7
High	Low	Low	Low	8
High	Low	Low	High	9
High	Low	High	Low	10
High	Low	High	High	11
High	High	Low	Low	12
High	High	Low	High	13
High	High	High	Low	14
High	High	High	High	15

lw_parity_h<3:0>	В	4	Longword parity. These signals set even IN 14 parity for the current data cycle.
mch_hlt_irq_h	I	1	Machine halt interrupt request. This signal has multiple modes of operation. During initialization, this signal is used to set up <b>sys_clk_out2_h</b> delay. During normal operation, it is used to signal a halt request.
osc_clk_in_h osc_clk_in_l	I I	1	Oscillator clock inputs. These signals provide the differential clock input that is the fundamental timing of the 21164PC. These signals are driven at the same frequency as the internal clock frequency ( $clk_mode_h < 1:0 > 01$ ).
port_mode_h<1:0>	Ι	2	Select test port interface modes (normal, manufacturing, and debug). For normal operation, both signals must be deasserted.

**Table 3 21164PC Signal Descriptions** 

(Sheet 9 of 10)

Signal	Туре	Count	Description
pwr_fail_irq_h	I	1	Power failure interrupt request. This signal has multiple modes of operation. During initialization, this signal is used to set up <b>sys_clk_out2_h</b> delay. During normal operation, this signal is used to signal a power failure.
srom_clk_h	О	1	Serial ROM clock. Supplies the clock that causes the SROM to advance to the next bit. The cycle time of this clock is 128 times the cycle time of the CPU clock.
srom_data_h	I	1	Serial ROM data. Input for the SROM.
srom_oe_l	О	1	Serial ROM output enable. Supplies the output enable to the SROM.
srom_present_l <sup>1</sup>	В	1	Serial ROM present. Indicates that SROM is present and ready to load the Icache.
st_clk1_h	O	1	STRAM clock. Clock for synchronously timed RAMs (STRAMs). For Bcache, this signal is synchronous with index_h<21:4> during private read and write operations, and with sys_clk_out1_h during read and fill operations.
st_clk2_h	O	1	This signal is a duplicate of <b>st_clk1_h</b> , to increase the fanout capability of the signal.
st_clk3_h	O	1	This signal is another duplicate of <b>st_clk1_h</b> , to increase the fanout capability of the signal.
sys_clk_out1_h	О	1	System clock output. Programmable system clock ( <b>cpu_clk_out_h</b> divided by a value of 3 to 15) is used for board-level cache and system logic.
sys_clk_out2_h	О	1	System clock output. A version of <b>sys_clk_out1_h</b> delayed by a programmable amount from 0 to 7 CPU cycles.
sys_mch_chk_irq_h	I	1	System machine check interrupt request. This signal has multiple modes of operation. During initialization, it is used to set up <b>sys_clk_out2_h</b> delay. During normal operation, it is used to signal a machine interrupt check request.
sys_reset_l	I	1	System reset. This signal protects the 21164PC from damage during initial power-up. It must be asserted until <b>dc_ok_h</b> is asserted. After that, it is deasserted and the 21164PC begins its reset sequence.
tag_data_h<32:19>	В	14	Beache tag data bits. This bit range supports 0.5MB to 4MB Beaches.

Table 3 21164PC Signal Descriptions

(Sheet 10 of 10)

Signal	Туре	Count	Description
tag_data_par_h	В	1	Tag data parity bit. This signal indicates odd parity for tag_data_h<32:19>.
tag_dirty_h	В	1	Tag dirty state bit. This bit is private to the 21164PC.
tag_ram_oe_l	О	1	Tag RAM output enable. This signal is asserted during any Bcache read operation.
tag_ram_we_l	О	1	Tag RAM write-enable. This signal is asserted during any tag write operation.
tag_valid_h	В	1	Tag valid bit. During fills, this signal is asserted to indicate that the block has valid data.
tck_h	В	1	JTAG boundary-scan clock.
tdi_h	I	1	JTAG serial boundary-scan data-in signal.
tdo_h	O	1	JTAG serial boundary-scan data-out signal.
temp_sense	I	1	Temperature sense. This signal is used to measure the die temperature and is for manufacturing use only. For normal operation, this signal must be left disconnected.
test_status_h<1>	О	1	Icache test status or timeout reset. This signal is used for manufacturing test purposes only to extract Icache test status information from the chip.
tms_h	I	1	JTAG test mode select signal.
$\mathbf{trst}_{-}\mathbf{l}^1$	В	1	JTAG test access port (TAP) reset signal.
victim_pending_h	О	1	Victim pending. When asserted, this signal indicates that the current read miss has generated a victim.

<sup>&</sup>lt;sup>1</sup> This signal is shown as bidirectional. However, for normal operation, it is input only. The output function is used during manufacturing test and verification only.

Table 4 lists signals by function and provides an abbreviated description.

Table 4 21164PC Signal Descriptions by Function

(Sheet 1 of 3)

Signal	Туре	Count	Description
Clocks			
clk_mode_h<1:0>	I	2	Clock test mode
cpu_clk_out_h	O	1	CPU clock output
osc_clk_in_h,l	I	2	Oscillator clock inputs
st_clk1_h	O	1	Bcache STRAM clock output
st_clk2_h	O	1	Bcache STRAM clock output
st_clk3_h	O	1	Bcache STRAM clock output
sys_clk_out1_h	O	1	System clock output
sys_clk_out2_h	O	1	System clock output
sys_reset_l	I	1	System reset
Bcache			
-	D.	120	Data hua
data_h<127:0>	В	128	Data bus
data_adsc_l	О	1	Data RAM address load enable
data_adv_l	О	1	Data RAM address advance enable
data_ram_oe_l	O	1	Data RAM output enable
data_ram_we_l<3:0>	O	4	Data RAM write-enable bits
index_h<21:4>	O	18	Index
lw_parity_h<3:0>	В	4	Data check
tag_data_h<32:19>	В	14	Bcache tag data bits
tag_data_par_h	В	1	Tag data parity bit
tag_dirty_h	В	1	Tag dirty state bit
tag_ram_oe_l	O	1	Tag RAM output enable
tag_ram_we_l	O	1	Tag RAM write-enable
tag_valid_h	В	1	Tag valid bit

Table 4 21164PC Signal Descriptions by Function

(Sheet 2 of 3)

Signal	Туре	Count	Description		
System Interface					
addr_h<39:4>	В	36	Address bus		
addr_bus_req_h	I	1	Address bus request		
addr_res_h<1:0>	O	2	Address response		
cack_h	I	1	Command acknowledge		
cmd_h<3:0>	В	4	Command bus		
dack_h	I	1	Data acknowledge		
data_bus_req_h	I	1	Data bus request		
fill_h	I	1	Fill warning		
fill_dirty_h	I	1	Fill dirty		
fill_error_h	I	1	Fill error		
fill_id_h	I	1	Fill identification		
idle_bc_h	I	1	Idle Bcache		
int4_valid_h<3:0>	O	4	INT4 data valid		
victim_pending_h	Ο	1	Victim pending		
Interrupts					
irq_h<3:0>	I	4	System interrupt requests		
mch_hlt_irq_h	I	1	Machine halt interrupt request		
pwr_fail_irq_h	I	1	Power failure interrupt request		
sys_mch_chk_irq_h	I	1	System machine check interrupt request		
Test Modes and Miscel	Test Modes and Miscellaneous				
	laneou	s			
dc_ok_h	laneou:	<b>s</b>	dc voltage OK		
dc_ok_h port_mode_h<1:0>			dc voltage OK  Selects the test port interface mode (normal, manufacturing, and debug)		
	I	1	Selects the test port interface mode (normal, man-		

Table 4 21164PC Signal Descriptions by Function

(Sheet 3 of 3)

Signal	Туре	Count	Description
srom_oe_l	О	1	Serial ROM output enable
$\mathbf{srom\_present\_l}^1$	В	1	Serial ROM present
tck_h	В	1	JTAG boundary-scan clock
tdi_h	I	1	JTAG serial boundary-scan data in
tdo_h	O	1	JTAG serial boundary-scan data out
temp_sense	I	1	Temperature sense
test_status_h<1>	O	1	Icache test status or timeout reset
tms_h	I	1	JTAG test mode select
$trst_l^1$	В	1	JTAG test access port (TAP) reset

<sup>&</sup>lt;sup>1</sup> This signal is shown as bidirectional. However, for normal operation, it is input only. The output function is used during manufacturing test and verification only.

# 5 21164PC CPU Functional Overview

This section provides an overview of 21164PC external signals that support the following:

- Clocks
- Bcache interface
- System interface
- Interrupts
- Test modes

See Figure 1 for a block diagram of the 21164PC.


### 5.1 Clocks

The 21164PC accepts one clock signal input and develops three clock signal outputs:

Signal	Description
Input Clock Signa	als
osc_clk_in_h,l	Differential inputs <i>normally</i> driven at the desired internal frequency.
Output Clock Sign	nals
cpu_clk_out_h	A 21164PC internal clock that may or may not drive the system clock.
sys_clk_out1_h	A clock of programmable speed supplied to the external interface.
sys_clk_out2_h	A delayed copy of <b>sys_clk_out1_h</b> . The delay is programmable and is an integer number of <b>cpu_clk_out_h</b> periods.

Figure 6 shows the 21164PC clock signals.

Figure 6 21164PC Clock Signals



#### 5.1.1 CPU Clock

The 21164PC uses the differential input clock lines **osc\_clk\_in\_h,l** as a source to generate its CPU clock. The input signals **clk\_mode\_h<1:0>** control generation of the CPU clock.


### 5.1.2 System Clock

The CPU clock is divided by a programmable value of 4 to 15 to generate a system clock. The programmable feature allows the system designer maximum flexibility when choosing external logic to interface with the 21164PC.

The **sys\_clk\_out1\_h** signal is delayed by a programmable number of CPU cycles between 0 and 7 to produce **sys\_clk\_out2\_h**. The output of the programmable divider is symmetric if the divisor is even. The output is asymmetric if the divisor is odd.

Figure 7 shows the 21164PC driving the system clock.

Figure 7 21164PC System Clock



#### **Board-Level Backup Cache Interface**


## 5.2 Board-Level Backup Cache Interface

The 21164PC includes an interface and control for a board-level backup cache (Bcache). This section describes the Bcache interface. The Bcache interface is made up of the following:

- A data bus (which it shares with the system interface)
- Tag and tag control bits for determining hit and coherence
- SRAM output and SRAM write control signals

Figure 8 shows the 21164PC system interface signals.

Figure 8 21164PC Bcache Interface Signals



The Bcache interface is managed by the cache control and bus interface unit (CBU). The Bcache interface is a 128-bit bidirectional data bus. The read and write speed of the Bcache can be programmed independently of each other and independently of the system clock ratio. Optionally, the Bcache can operate in a pseudo-pipeline manner.

#### **Board-Level Backup Cache Interface**

Internal processor registers are used to program the Bcache timing and to enable wave pipelining. See the *Digital Semiconductor Alpha 21164PC Microprocessor Hardware Reference Manual* for more information.

The Bcache system supports a block size of 64 bytes.

#### 5.2.1 Bcache Victim Buffers

The 21164PC is designed to support systems with one or more offchip Bcache victim buffers. At least one is required. External victim buffers improve the overall performance of the Bcache. A Bcache victim is generated when the 21164PC deallocates a dirty block from the Bcache. Each time a Bcache victim is produced, the 21164PC stops reading the Bcache until the system takes the current victim, and then the Bcache operations resume.

#### 5.2.2 Cache Coherence Protocol

Cache coherency rules must be followed when designing 21164PC-based uniprocessor systems as there are two levels of caches on a processor module that may be snooped for data by I/O devices.

The system hardware designer need not be concerned about Icache and Dcache coherency. Coherency of the Icache is a software concern — it is flushed with an IMB (PALcode) instruction.

Table 5 describes the Bcache states that determine cache coherence protocol for 21164PC systems.

Table 5 Bcache States for Cache Coherency Protocols

Valid <sup>1</sup>	Dirty <sup>1</sup>	State of Cache Line
0	X	Not valid.
1	0	Valid for read or write operations. This cache line contains the only cached copy of the block, and the copy in memory is identical to this line.
1	1	Valid for read or write operations. This cache line contains the only cached copy of the block. The contents of the block have been modified more recently than the copy in memory.


<sup>&</sup>lt;sup>1</sup> The **tag\_valid\_h** and **tag\_dirty\_h** signals are described in Table 3.

## 5.3 System Interface

The system interface is made up of bidirectional address and command buses, a data bus that it shares with the Bcache interface, and several control signals.

Figure 9 shows the 21164PC system interface signals.

Figure 9 21164PC System Interface Signals



The system interface is under the control of the cache control and bus interface unit (CBU). The system interface is a 128-bit bidirectional data bus. The cycle time of the system interface is programmable to speeds of one-fourth to one-fifteenth the CPU cycle time. All system interface signals are driven or sampled by the 21164PC on the rising edge of sys\_clk\_out1\_h.

#### 5.3.1 Commands and Addresses

The 21164PC can take up to two commands from the system at a time. The bus interface buffer can hold one or two misses and one or two Bcache victim addresses at a time. A miss occurs when the 21164PC searches its caches but does not find the addressed block. The 21164PC can queue two misses to the system. A Bcache victim occurs when the 21164PC deallocates a dirty block from the Bcache.

The system requests the misses, and the victims arbitrate for the Bcache.

- The highest priority for the Bcache is data movement for the system, which includes fill, read dirty data, invalidate, and set shared activities.
- If there are no system requests for the Bcache, then a 21164PC command is selected.

Tables 6 and 7 provide a brief description of the commands that the 21164PC and the system can drive on the command bus.

Table 6 21164PC Commands for the System

cmd<3:0>	Command	Meaning
0000	NOP	Nothing.
0001	_	Reserved.
0010	_	Reserved.
0011	_	Reserved.
0100	_	Reserved.
0101	_	Reserved.
0110	WRITE BLOCK	Request to write a block.
0111	_	Reserved.
1000	READ MISSO	Request for data.
1001	READ MISS1	Request for data.
1010	_	Reserved.
1011	_	Reserved.
1100	BCACHE VICTIM	Bcache victim should be removed.
1101	_	Reserved.
1110	_	Reserved.
1111	_	Reserved.

#### Interrupts

Table 7 System Commands for the 21164PC


cmd<3:0>	Command	Meaning
0000	NOP	Nothing.
0001	FLUSH	Remove block from caches; return dirty data (flush protocol).
0010	INVALIDATE	Remove the block (write invalidate protocol).
0100	READ	Read a block (flush protocol).

## 5.4 Interrupts

The 21164PC has seven interrupt signals that have different uses during initialization and normal operation.

Figure 10 shows the 21164PC interrupt signals.

Figure 10 21164PC Interrupt Signals



### 5.4.1 Interrupt Signals During Initialization

The 21164PC interrupt signals work in tandem with the **sys\_reset\_l** signal to set the values for many of the user-selectable clocking ratios and interface timing parameters. During initialization, the 21164PC reads system clock configuration parameters from the interrupt pins.

Table 8 shows the system clock divisor settings. The system clock frequency is determined by dividing the ratio into the CPU clock frequency.

**Table 8 System Clock Divisor** 

irq_h<3>	irq_h<2>	irq_h<1>	irq_h<0>	Ratio
Low	High	Low	Low	4
Low	High	Low	High	5
Low	High	High	Low	6
Low	High	High	High	7
High	Low	Low	Low	8
High	Low	Low	High	9
High	Low	High	Low	10
High	Low	High	High	11
High	High	Low	Low	12
High	High	Low	High	13
High	High	High	Low	14
High	High	High	High	15

Table 9 shows how the three remaining interrupt signals are used to determine the length of the **sys\_clk\_out2** delay. These signals provide flexible timing for system use.

**Table 9 System Clock Delay** 

(Sheet 1 of 2)

sys_mch_chk_irq_h	pwr_fail_irq_h	mch_hlt_irq_h	Delay Cycles
Low	Low	Low	0
Low	Low	High	1
Low	High	Low	2

**Table 9 System Clock Delay** 

(Sheet 2 of 2)

sys_mch_chk_irq_h	pwr_fail_irq_h	mch_hlt_irq_h	Delay Cycles
Low	High	High	3
High	Low	Low	4
High	Low	High	5
High	High	Low	6
High	High	High	7


### **5.4.2 Interrupt Signals During Normal Operation**

During normal operation, interrupt signals request various interrupts as described in Table 3.

#### 5.5 Test Modes

Figure 11 shows the 21164PC test signals.

Figure 11 21164PC Test Signals



The 21164PC test interface port consists of 12 dedicated signals. Table 10 summarizes the 21164PC test port signals and their function.

Table 10 21164PC Test Port Pins

Pin Name	Туре	Function
port_mode_h<1>	I	Must be false.
port_mode_h<0>	I	Must be false.
srom_present_l	В	Tied low if serial ROMs (SROMs) are present in system.
srom_data_h/Rx	I	Receives SROM or serial terminal data.
srom_clk_h/Tx	O	Supplies clock to SROMs or transmits serial terminal data.
srom_oe_l	O	SROM enable.
tdi_h	I	IEEE 1149.1 TDI port.
tdo_h	O	IEEE 1149.1 TDO port.
tms_h	I	IEEE 1149.1 TMS port.
tck_h	В	IEEE 1149.1 TCK port.
trst_l	В	IEEE 1149.1 optional TRST port.
test_status_h<1>	O	Outputs an IPR-written value and timeout reset.

#### 5.5.1 Normal Test Interface Mode

The test port is in the default or normal test interface mode when the **port\_mode\_h<1:0>** signals are tied to 00. In this mode, the test port supports the following:

- Serial ROM interface port
- Serial diagnostic terminal interface port
- IEEE 1149.1 test access port

#### 5.5.2 Serial ROM Interface Port

The following signals make up the serial ROM (SROM) interface:

```
srom_present_l
srom_data_h
srom_oe_l
srom_clk_h
```

#### **Test Modes**

During system reset, the 21164PC samples the **srom\_present\_l** signal for the presence of SROM. If no SROMs are detected at reset, then **srom\_present\_l** is deasserted and the SROM load is disabled. The reset sequence clears the Icache valid bits, which causes the first instruction fetch to miss the Icache and seek instructions from offchip memory.

If SROMs are present during setup, then the system performs an SROM load as follows:

- 1. The **srom\_oe\_l** signal supplies the output enable to the SROM.
- 2. The **srom\_clk\_h** signal supplies the clock to the ROM that causes it to advance to the next bit. The cycle time of this clock is 126± times the system clock ratio.
- 3. The **srom\_data\_h** signal reads the SROM data.

#### 5.5.3 Serial Terminal Port

After the serial ROM data is loaded into the Icache, the three SROM load signals become parallel I/O pins that can drive a diagnostic terminal such as an RS422.

#### 5.5.4 IEEE 1149.1 Test Access Port

The test access port complies with all requirements of the IEEE 1149.1 (JTAG) standard. The following signals make up the test access port:

- tms\_h Test access port select
- **trst\_l** Test access port reset
- tck\_h Test access port clock
- **tdi\_h** and **tdo\_h** Input and output for serial boundary-scan, die-ID, bypass, and instruction registers

### 5.5.5 Test Status Signal

The **test\_status\_h<1>** signal detects unrepairable Icache by indicating more than two failing Icache rows.

# 6 Alpha Architecture Basics

This section provides some basic information about the Alpha architecture. For more detailed information about the Alpha architecture, see the *Alpha AXP Architecture Reference Manual*.

#### 6.1 The Architecture

The Alpha architecture is a 64-bit load and store RISC architecture designed with particular emphasis on speed, multiple instruction issue, multiple processors, and software migration from many operating systems.

All registers are 64 bits long and all operations are performed between 64-bit registers. All instructions are 32 bits long. Memory operations are either load or store operations. All data manipulation is done between registers.

The Alpha architecture supports the following data types:

- 8-, 16-, 32-, and 64-bit integers
- IEEE 32-bit and 64-bit floating-point formats
- VAX architecture 32-bit and 64-bit floating-point formats

In the Alpha architecture, instructions interact with each other only by one instruction writing to a register or memory location and another instruction reading from that register or memory location. This use of resources makes it easy to build implementations that issue multiple instructions every CPU cycle.

The 21164PC uses a set of subroutines, called privileged architecture library code (PALcode), that is specific to a particular Alpha operating system implementation and hardware platform. These subroutines provide operating system primitives for context switching, interrupts, exceptions, and memory management. These subroutines can be invoked by hardware or CALL\_PAL instructions. CALL\_PAL instructions use the function field of the instruction to vector to a specified subroutine. PALcode is written in standard machine code with some implementation-specific extensions to provide direct access to low-level hardware functions. PALcode supports optimizations for multiple operating systems, flexible memory-management implementations, and multi-instruction atomic sequences.

The Alpha architecture performs byte shifting and masking with normal 64-bit, register-to-register instructions; it does not include single-byte load and store instructions.

### **Addressing**

## 6.2 Addressing

The basic addressable unit in the Alpha architecture is the 8-bit byte. The 21164PC supports a 43-bit virtual address.

Virtual addresses as seen by the program are translated into physical memory addresses by the memory-management mechanism. The 21164PC supports a 40-bit uncached and a 33-bit cached physical address space.

## 6.3 Integer Data Types

Alpha architecture supports four integer data types:

Data Type	Description
Byte	A byte is eight contiguous bits that start at an addressable byte boundary. A byte is an 8-bit value. A byte is supported in Alpha architecture by the EXTRACT, INSERT, LDBU, MASK, SEXTB, STB, ZAP, PACK, UNPACK, MIN, MAX, and PERR instructions.
Word	A word is two contiguous bytes that start at an arbitrary byte boundary. A word is a 16-bit value. A word is supported in Alpha architecture by the EXTRACT, INSERT, LDWU, MASK, SEXTW, STW, PACK, UNPACK, MIN, and MAX instructions.
Longword	A longword is four contiguous bytes that start at an arbitrary byte boundary. A longword is a 32-bit value. A longword is supported in Alpha architecture by sign-extended load and store instructions and by longword arithmetic instructions.
Quadword	A quadword is eight contiguous bytes that start at an arbitrary byte boundary. A quadword is supported in Alpha architecture by load and store instructions and quadword integer operate instructions.
Note:	Alpha implementations may impose a significant performance penalty when accessing operands that are not NATURALLY ALIGNED. Refer to the <i>Alpha AXP Architecture Reference Manual</i> for details.

## 6.4 Floating-Point Data Types

The 21164PC supports the following floating-point data types:

- Longword integer format in floating-point unit
- Quadword integer format in floating-point unit
- IEEE floating-point formats
  - S\_floating
  - T\_floating
- VAX floating-point formats
  - F\_floating
  - G\_floating
  - D\_floating (limited support)

# 7 IEEE Floating-Point Conformance

The 21164PC supports the IEEE floating-point operations as defined by the Alpha architecture. Support for a complete implementation of the IEEE *Standard for Binary Floating-Point Arithmetic* (ANSI/IEEE Standard 754 1985) is provided by a combination of hardware and software as described in the *Alpha AXP Architecture Reference Manual*.

Additional information about writing code to support precise exception handling (necessary for complete conformance to the standard) is in the *Alpha AXP Architecture Reference Manual*.

The following information is specific to the 21164PC:

• Invalid operation (INV)

The invalid operation trap is always enabled. If the trap occurs, then the destination register is UNPREDICTABLE. This exception is signaled if any VAX architecture operand is nonfinite (reserved operand or dirty zero) and the operation can take an exception (that is, certain instructions, such as CPYS, never take an exception). This exception is signaled if any IEEE operand is nonfinite (NAN, INF, denorm) and the operation can take an exception. This trap is also signaled for an IEEE format divide of  $\pm 0$  divided by  $\pm 0$ . If the exception occurs, then FPCR<INV> is set and the trap is signaled to the IDU.

Divide-by-zero (DZE)

The divide-by-zero trap is always enabled. If the trap occurs, then the destination register is UNPREDICTABLE. For VAX architecture format, this exception is signaled whenever the numerator is valid and the denominator is zero. For IEEE format, this exception is signaled whenever the numerator is valid and nonzero, with a denominator of  $\pm 0$ . If the exception occurs, then FPCR<DZE> is set and the trap is signaled to the IDU.

For IEEE format divides, 0/0 signals INV, not DZE.

• Floating overflow (OVF)

The floating overflow trap is always enabled. If the trap occurs, then the destination register is UNPREDICTABLE. The exception is signaled if the rounded result exceeds in magnitude the largest finite number, which can be represented by the destination format. This applies only to operations whose destination is a floating-point data type. If the exception occurs, then FPCR<OVF> is set and the trap is signaled to the IDU.

#### • Underflow (UNF)

The underflow trap can be disabled. If underflow occurs, then the destination register is forced to a true zero, consisting of a full 64 bits of zero. This is done even if the proper IEEE result would have been -0. The exception is signaled if the rounded result is smaller in magnitude than the smallest finite number that can be represented by the destination format. If the exception occurs, then FPCR<UNF> is set. If the trap is enabled, then the trap is signaled to the IDU. The 21164PC never produces a denormal number; underflow occurs instead.

#### • Inexact (INE)

The inexact trap can be disabled. The destination register always contains the properly rounded result, whether the trap is enabled or not. The exception is signaled if the rounded result is different from what would have been produced if infinite precision (infinitely wide data) were available. For floating-point results, this requires both an infinite precision exponent and fraction. For integer results, this requires an infinite precision integer and an integral result. If the exception occurs, then FPCR<INE> is set. If the trap is enabled, then the trap is signaled to the IDU.

The IEEE-754 specification allows INE to occur concurrently with either OVF or UNF. Whenever OVF is signaled (if the inexact trap is enabled), INE is also signaled. Whenever UNF is signaled (if the inexact trap is enabled), INE is also signaled. The inexact trap also occurs concurrently with integer overflow. All valid opcodes that enable INE also enable both overflow and underflow.

If a CVTQL results in an integer overflow (IOV), then FPCR<INE> is automatically set. (The INE trap is never signaled to the IDU because there is no CVTQL opcode that enables the inexact trap.)

#### • Integer overflow (IOV)

The integer overflow trap can be disabled. The destination register always contains the low-order bits (<64> or <32>) of the true result (not the truncated bits). Integer overflow can occur with CVTTQ, CVTGQ, or CVTQL. In conversions from floating to quadword integer or longword integer, an integer overflow occurs if the rounded result is outside the range  $-2^{63}$  ... $2^{63-1}$ . In conversions from quadword integer to longword integer, an integer overflow occurs if the result is outside the range  $-2^{31}$  ... $2^{31-1}$ . If the exception occurs, then the appropriate bit in the FPCR is set. If the trap is enabled, then the trap is signaled to the IDU.

#### • Software completion (SWC)

The software completion signal is not recorded in the FPCR. The state of this signal is always sent to the IDU. If the IDU detects the assertion of any of the listed exceptions concurrent with the assertion of the SWC signal, then it sets EXC SUM<SWC>.

Input exceptions always take priority over output exceptions. If both exception types occur, then only the input exception is recorded in the FPCR and only the input exception is signaled to the IDU.

# 8 Internal Processor Registers

The tables in this section provide a summary of the 21164PC implementation-specific internal processor registers (IPRs). For detailed register information, see the *Digital Semiconductor Alpha 21164PC Microprocessor Hardware Reference Manual*. For more information about the architecturally specified IPRs, see the *Alpha AXP Architecture Reference Manual*.

## 8.1 IDU, MTU, Dcache, and PALtemp IPRs

Table 11 lists the IDU, MTU, data cache (Dcache), and PALtemp IPRs. These IPRs are accessible to PALcode by means of the HW\_MTPR and HW\_MFPR instructions, using the IPR index. The IDU holds a bank of 24 PALtemp registers.

Table 11 IDU, MTU, Dcache, and PALtemp IPRs

(Sheet 1 of 4)

IPR Mnemonic	Register Name	Access	Index <sub>16</sub>
IDU IPRs			
ISR	Interrupt summary	R	100
ITB_TAG	Istream translation buffer tag	W	101
ITB_PTE	Instruction translation buffer page table entry	R/W	102
ITB_ASN	Instruction translation buffer address space number	R/W	103
ITB_PTE_TEMP	Instruction translation buffer page table entry temporary	R	104
ITB_IA	Instruction translation buffer invalidate all	W	105
ITB_IAP	Instruction translation buffer invalidate all process	W	106
ITB_IS	Instruction translation buffer invalidate single	W	107
SIRR	Software interrupt request	R/W	108
ASTRR	Asynchronous system trap request	R/W	109
ASTER	Asynchronous system trap enable	R/W	10A
EXC_ADDR	Exception address	R/W	10B

## IDU, MTU, Dcache, and PALtemp IPRs

Table 11 IDU, MTU, Dcache, and PALtemp IPRs

(Sheet 2 of 4)

IPR Mnemonic	Access	Index <sub>16</sub>	
EXC_SUM	Exception summary	R/W0C	10C
EXC_MASK	Exception mask	R	10D
PAL_BASE	Privileged architecture library base address	R/W	10E
ICM	IDU current mode	R/W	10F
IPLR	Interrupt priority level	R/W	110
INTID	Interrupt ID	R	111
IFAULT_VA_FORM	Formatted faulting virtual address	R	112
IVPTBR	Virtual page table base	R/W	113
HWINT_CLR	Hardware interrupt clear	W	115
SL_XMIT	Serial line transmit	W	116
SL_RCV	Serial line receive	R	117
ICSR	IDU control and status	R/W	118
IC_FLUSH_CTL	Icache flush control	W	119
ICPERR_STAT	Icache parity error status	R/W1C	11A
PMCTR	Performance counter	R/W	11C
PALtemp IPRs			
PALtemp0	_	R/W	140
PALtemp1	_	R/W	141
PALtemp2	_	R/W	142
PALtemp3	_	R/W	143
PALtemp4	_	R/W	144
PALtemp5	_	R/W	145
PALtemp6	_	R/W	146
PALtemp7	_	R/W	147
PALtemp8	_	R/W	148

Table 11 IDU, MTU, Dcache, and PALtemp IPRs

(Sheet 3 of 4)

Table 11 100, MTO, Deache, and I Actemp it its					
IPR Mnemonic	Register Name	Access	Index <sub>16</sub>		
PALtemp9	_	R/W	149		
PALtemp10	_	R/W	14A		
PALtemp11	_	R/W	14B		
PALtemp12	_	R/W	14C		
PALtemp13	_	R/W	14D		
PALtemp14	_	R/W	14E		
PALtemp15	_	R/W	14F		
PALtemp16	_	R/W	150		
PALtemp17	_	R/W	151		
PALtemp18	_	R/W	152		
PALtemp19	_	R/W	153		
PALtemp20	_	R/W	154		
PALtemp21	_	R/W	155		
PALtemp22	_	R/W	156		
PALtemp23	_	R/W	157		
MTU IPRs					
DTB_ASN	Dstream translation buffer address space number	W	200		
DTB_CM	Dstream translation buffer current mode	W	201		
DTB_TAG	Dstream translation buffer tag	W	202		
DTB_PTE	Dstream translation buffer page table entry	R/W	203		
DTB_PTE_TEMP	Dstream translation buffer page table entry temporary	R	204		
MM_STAT	Dstream memory-management fault status	R	205		
VA	Faulting virtual address	R	206		

## IDU, MTU, Dcache, and PALtemp IPRs

Table 11 IDU, MTU, Dcache, and PALtemp IPRs

(Sheet 4 of 4)

			•
IPR Mnemonic	Register Name	Access	Index <sub>16</sub>
VA_FORM	Formatted virtual address	R	207
MVPTBR	MTU virtual page table base	W	208
DTB_IAP	Dstream translation buffer invalidate all process	W	209
DTB_IA	Dstream translation buffer invalidate all	W	20A
DTB_IS	Dstream translation buffer invalidate single	W	20B
ALT_MODE	Alternate mode	W	20C
CC	Cycle counter	W	20D
CC_CTL	Cycle counter control	W	20E
MCSR	MTU control	R/W	20F
DC_FLUSH	Dcache flush	W	210
DC_PERR_STAT	Deache parity error status	R/W1C	212
DC_TEST_CTL	Deache test tag control	R/W	213
DC_TEST_TAG	Deache test tag	R/W	214
DC_TEST_TAG_TEMP	Deache test tag temporary	R/W	215
DC_MODE	Dcache mode	R/W	216
MAF_MODE	Miss address file mode	R/W	217

## 8.2 External Interface Control (CBU) IPRs

Table 12 summarizes IPRs for controlling Bcache, system configuration, and logging error information. These IPRs cannot be read or written from the system. They are placed in the 1-MB region of 21164PC-specific I/O address space ranging from FF FFF0 0000 to FF FFFF FFFF. Any read or write operation to an undefined IPR in this address space produces UNDEFINED behavior. The operating system should not map any address in this region as writable in any mode.

**Table 12 CBU Internal Processor Register Descriptions** 

Mnemonic	Register Name	Access	Address
CBOX_CONFIG	CBU configuration	R/W	FF FFF0 0008
CBOX_ADDR	CBU address	R	FF FFF0 0088
CBOX_STATUS	CBU status	R	FF FFF0 0108
CBOX_CONFIG2	CBU configuration 2	R/W	FF FFF0 0188

## 8.3 PALcode Storage Registers

The 21164PC IEU register file has eight extra registers that are called the PALshadow registers. The PALshadow registers overlay R8 through R14 and R25 when the CPU is in PALmode and ICSR<SDE> is set. Thus, PALcode can consider R8 through R14 and R25 as local scratch. PALshadow registers cannot be written in the last two cycles of a PALcode flow. The normal state of the CPU is ICSR<SDE> = ON. PALcode disables SDE for the unaligned trap and for error flows.

## 9 PALcode

Privileged architecture library code (PALcode) is macrocode that provides an architecturally defined operating-system-specific programming interface that is common across all Alpha microprocessors. The actual implementation of PALcode differs for each operating system.

PALcode runs with privileges enabled, instruction stream (Istream) mapping disabled, and interrupts disabled. PALcode has privilege to use five special opcodes that allow functions such as physical data stream (Dstream) references and internal processor register (IPR) manipulation.

PALcode can be invoked by the following events:

- Reset
- System hardware exceptions (MCHK, ARITH)
- Memory-management exceptions
- Interrupts
- CALL\_PAL instructions

## 9.1 PALcode Entry Points

PALcode is invoked at specific entry points. The 21164PC has two types of PALcode entry points:

- CALL\_PAL entry points are used whenever the IDU encounters a CALL\_PAL instruction in the Istream.
  - Privileged CALL\_PAL instructions start at offset 2000<sub>16</sub>.
  - Unprivileged CALL\_PAL instructions start at offset 3000<sub>16</sub>.
- Chip-specific trap entry points start PALcode.

## 9.1.1 PALcode Trap Entry Points

Table 13 shows the PALcode trap entry points and their offset from the PAL\_BASE IPR. Entry points are listed from highest to lowest priority.

**Table 13 PALcode Trap Entry Points** 

Entry Name	Offset <sub>16</sub>	Description	
RESET	0000	Reset	
IACCVIO	0080	Istream access violation or sign check error on PC	
INTERRUPT	0100	Interrupt: hardware, software, and AST	
ITBMISS	0180	Istream TBMISS	
DTBMISS_SINGLE	0200	Dstream TBMISS	
DTBMISS_DOUBLE	0280	Dstream TBMISS during virtual page table entry (PTE) fetch	
UNALIGN	0300	Dstream unaligned reference	
DFAULT	0380	Dstream fault or sign check error on virtual address	
MCHK	0400	Uncorrected hardware error	
OPCDEC	0480	Illegal opcode	
ARITH	0500	Arithmetic exception	
FEN	0580	Floating-point operation attempted with:	
		<ul> <li>Floating-point instructions (LD, ST, and operates) disabled through FPE bit in the ICSR IPR</li> </ul>	
		• Floating-point IEEE operation with data type other than S, T, or Q	

### **Required PALcode Function Codes**

## 9.2 Required PALcode Function Codes

Table 14 lists opcodes required for all Alpha implementations. The notation used is *oo.fffffff*, where *oo* is the hexadecimal 6-bit opcode and *fffffff* is the hexadecimal 26-bit function code.

**Table 14 Required PALcode Function Codes** 

Mnemonic	Туре	Function Code
DRAINA	Privileged	00.0002
HALT	Privileged	00.0000
IMB	Unprivileged	00.0086

## 9.3 Opcodes Reserved for PALcode

Table 15 lists the opcodes reserved by the Alpha architecture for implementation-specific use. These opcodes are privileged and are only available in PALmode. Section 10.1.2 shows the opcodes reserved for PALcode.

Table 15 Opcodes Reserved for PALcode

Opcode	Architecture Mnemonic
1B	PAL1B
1F	PAL1F
1E	PAL1E
19	PAL19
1D	PAL1D

# **10 Alpha Instruction Summary**

This section contains a summary of all Alpha architecture instructions. All values are in hexadecimal radix. Table 16 describes the contents of the Format and Opcode columns that are in Table 17.

**Table 16 Instruction Format and Opcode Notation** 

Instruction Format	Format Symbol	Opcode Notation	Meaning
Branch	Bra	00	oo is the 6-bit opcode field.
Floating- point	F-P	oo.fff	oo is the 6-bit opcode field.  fff is the 11-bit function code field.
Memory	Mem	00	oo is the 6-bit opcode field.
Memory/ function code	Mfc	oo.ffff	oo is the 6-bit opcode field.  ffff is the 16-bit function code in the displacement field.
Memory/ branch	Mbr	oo.h	<ul><li>oo is the 6-bit opcode field.</li><li>h is the high-order 2 bits of the displacement field.</li></ul>
Operate	Opr	oo.ff	oo is the 6-bit opcode field.  ff is the 7-bit function code field.
PALcode	Pcd	00	oo is the 6-bit opcode field; the particular PALcode instruction is specified in the 26-bit function code field.

Qualifiers for operate instructions are shown in Table 17. Qualifiers for IEEE and VAX floating-point instructions are shown in Tables 20 and 21, respectively.

**Table 17 Architecture Instructions** 

(Sheet 1 of 8)

Mnemonic	Format	Opcode	Description
ADDF	F-P	15.080	Add F_floating
ADDG	F-P	15.0A0	Add G_floating
ADDL	Opr	10.00	Add longword
ADDL/V	Opr	10.40	Add longword
ADDQ	Opr	10.20	Add quadword
ADDQ/V	Opr	10.60	Add quadword
ADDS	F-P	16.080	Add S_floating
ADDT	F-P	16.0A0	Add T_floating
AMASK	Opr	11.61	Determine byte/word instruction implementation
AND	Opr	11.00	Logical product
BEQ	Bra	39	Branch if = zero
BGE	Bra	3E	Branch if ≥ zero
BGT	Bra	3F	Branch if > zero
BIC	Opr	11.0	Bit clear
BIS	Opr	11.20	Logical sum
BLBC	Bra	38	Branch if low bit clear
BLBS	Bra	3C	Branch if low bit set
BLE	Bra	3B	Branch if ≤ zero
BLT	Bra	3A	Branch if < zero
BNE	Bra	3D	Branch if ≠ zero
BR	Bra	30	Unconditional branch
BSR	Mbr	34	Branch to subroutine
CALL_PAL	Pcd	00	Trap to PALcode
CMOVEQ	Opr	11.24	CMOVE if = zero

**Table 17 Architecture Instructions** 

(Sheet 2 of 8)

Mnemonic	Format	Opcode	Description
CMOVGE	Opr	11.46	CMOVE if ≥ zero
CMOVGT	Opr	11.66	CMOVE if > zero
CMOVLBC	Opr	11.16	CMOVE if low bit clear
CMOVLBS	Opr	11.14	CMOVE if low bit set
CMOVLE	Opr	11.64	CMOVE if ≤ zero
CMOVLT	Opr	11.44	CMOVE if < zero
CMOVNE	Opr	11.26	CMOVE if ≠ zero
CMPBGE	Opr	10.0F	Compare byte
CMPEQ	Opr	10.2D	Compare signed quadword equal
CMPGEQ	F-P	15.0A5	Compare G_floating equal
CMPGLE	F-P	15.0A7	Compare G_floating less than or equal
CMPGLT	F-P	15.0A6	Compare G_floating less than
CMPLE	Opr	10.6D	Compare signed quadword less than or equal
CMPLT	Opr	10.4D	Compare signed quadword less than
CMPTEQ	F-P	16.0A5	Compare T_floating equal
CMPTLE	F-P	16.0A7	Compare T_floating less than or equal
CMPTLT	F-P	16.0A6	Compare T_floating less than
CMPTUN	F-P	16.0A4	Compare T_floating unordered
CMPULE	Opr	10.3D	Compare unsigned quadword less than or equal
CMPULT	Opr	10.1D	Compare unsigned quadword less than
CPYS	F-P	17.020	Copy sign
CPYSE	F-P	17.022	Copy sign and exponent
CPYSN	F-P	17.021	Copy sign negate
CVTDG	F-P	15.09E	Convert D_floating to G_floating
CVTGD	F-P	15.0AD	Convert G_floating to D_floating
CVTGF	F-P	15.0AD	Convert G_floating to F_floating

**Table 17 Architecture Instructions** 

(Sheet 3 of 8)

Mnemonic	Format	Opcode	Description
CVTGQ	F-P	15.0AF	Convert G_floating to quadword
CVTLQ	F-P	17.010	Convert longword to quadword
CVTQF	F-P	15.0BC	Convert quadword to F_floating
CVTQG	F-P	15.0BE	Convert quadword to G_floating
CVTQL	F-P	17.030	Convert quadword to longword
CVTQL/SV	F-P	17.530	Convert quadword to longword
CVTQL/V	F-P	17.130	Convert quadword to longword
CVTQS	F-P	16.0BC	Convert quadword to S_floating
CVTQT	F-P	16.0BE	Convert quadword to T_floating
CVTST	F-P	16.2AC	Convert S_floating to T_floating
CVTTQ	F-P	16.0AF	Convert T_floating to quadword
CVTTS	F-P	16.0AC	Convert T_floating to S_floating
DIVF	F-P	15.083	Divide F_floating
DIVG	F-P	15.0A3	Divide G_floating
DIVS	F-P	16.083	Divide S_floating
DIVT	F-P	16.0A3	Divide T_floating
EQV	Opr	11.48	Logical equivalence
EXCB	Mfc	18.0400	Exception barrier
EXTBL	Opr	12.06	Extract byte low
EXTLH	Opr	12.6A	Extract longword high
EXTLL	Opr	12.26	Extract longword low
EXTQH	Opr	12.7A	Extract quadword high
EXTQL	Opr	12.36	Extract quadword low
EXTWH	Opr	12.5A	Extract word high
EXTWL	Opr	12.16	Extract word low
FBEQ	Bra	31	Floating branch if = zero

**Table 17 Architecture Instructions** 

(Sheet 4 of 8)

			(
Mnemonic	Format	Opcode	Description
FBGE	Bra	36	Floating branch if ≥ zero
FBGT	Bra	37	Floating branch if > zero
FBLE	Bra	33	Floating branch if ≤ zero
FBLT	Bra	32	Floating branch if < zero
FBNE	Bra	35	Floating branch if ≠ zero
FCMOVEQ	F-P	17.02A	FCMOVE if = zero
FCMOVGE	F-P	17.02D	FCMOVE if ≥ zero
FCMOVGT	F-P	17.02F	FCMOVE if > zero
FCMOVLE	F-P	17.02E	FCMOVE if ≤ zero
FCMOVLT	F-P	17.02C	FCMOVE if < zero
FCMOVNE	F-P	17.02B	FCMOVE if ≠ zero
FETCH	Mfc	18.80	Prefetch data
FETCH_M	Mfc	18.A0	Prefetch data, modify intent
IMPLVER	Opr	11.6C	Determine CPU type
INSBL	Opr	12.0B	Insert byte low
INSLH	Opr	12.67	Insert longword high
INSLL	Opr	12.2B	Insert longword low
INSQH	Opr	12.77	Insert quadword high
INSQL	Opr	12.3B	Insert quadword low
INSWH	Opr	12.57	Insert word high
INSWL	Opr	12.1B	Insert word low
JMP	Mbr	1A.0	Jump
JSR	Mbr	1A.1	Jump to subroutine
JSR_COROUTINE	Mbr	1A.3	Jump to subroutine return
LDA	Mem	08	Load address
LDAH	Mem	09	Load address high

**Table 17 Architecture Instructions** 

(Sheet 5 of 8)

Mnemonic	Format	Opcode	Description
LDBU	Mem	0A	Load zero-extended byte
LDF	Mem	20	Load F_floating
LDG	Mem	21	Load G_floating
LDL	Mem	28	Load sign-extended longword
LDL_L	Mem	2A	Load sign-extended longword locked
LDQ	Mem	29	Load quadword
LDQ_L	Mem	2B	Load quadword locked
LDQ_U	Mem	0B	Load unaligned quadword
LDS	Mem	22	Load S_floating
LDT	Mem	23	Load T_floating
LDWU	Mem	0C	Load zero-extended word
MAXSB8	Opr	1C.3E	Vector signed byte maximum
MAXSW4	Opr	1C.3F	Vector signed word maximum
MAXUB8	Opr	1C.3C	Vector unsigned byte maximum
MAXUW4	Opr	1C.3D	Vector unsigned word maximum
MB	Mfc	18.4000	Memory barrier
MF_FPCR	F-P	17.025	Move from floating-point control register
MINSB8	Opr	1C.3E	Vector signed byte minimum
MINSW4	Opr	1C.3F	Vector signed word minimum
MINUB8	Opr	1C.3C	Vector unsigned byte minimum
MINUW4	Opr	1C.3D	Vector unsigned word minimum
MSKBL	Opr	12.02	Mask byte low
MSKLH	Opr	12.62	Mask longword high
MSKLL	Opr	12.22	Mask longword low
MSKQH	Opr	12.72	Mask quadword high
MSKQL	Opr	12.32	Mask quadword low

**Table 17 Architecture Instructions** 

(Sheet 6 of 8)

Mnemonic	Format	Opcode	Description
MSKWH	Opr	12.52	Mask word high
MSKWL	Opr	12.12	Mask word low
MT_FPCR	F-P	17.024	Move to floating-point control register
MULF	F-P	15.082	Multiply F_floating
MULG	F-P	15.0A2	Multiply G_floating
MULL	Opr	13.00	Multiply longword
MULL/V	Opr	13.40	Multiply longword
MULQ	Opr	13.20	Multiply quadword
MULQ/V	Opr	13.60	Multiply quadword
MULS	F-P	16.082	Multiply S_floating
MULT	F-P	16.0A2	Multiply T_floating
ORNOT	Opr	11.28	Logical sum with complement
PERR	Opr	1C.31	Pixel error
PKLB	Opr	1C.37	Pack longwords to bytes
PKWB	Opr	1C.36	Pack words to bytes
RC	Mfc	18.E0	Read and clear
RET	Mbr	1A.2	Return from subroutine
RPCC	Mfc	18.C0	Read process cycle counter
RS	Mfc	18.F000	Read and set
S4ADDL	Opr	10.02	Scaled add longword by 4
S4ADDQ	Opr	10.22	Scaled add quadword by 4
S4SUBL	Opr	10.0B	Scaled subtract longword by 4
S4SUBQ	Opr	10.2B	Scaled subtract quadword by 4
S8ADDL	Opr	10.12	Scaled add longword by 8
S8ADDQ	Opr	10.32	Scaled add quadword by 8
S8SUBL	Opr	10.1B	Scaled subtract longword by 8

**Table 17 Architecture Instructions** 

(Sheet 7 of 8)

Mnemonic	Format	Opcode	Description
S8SUBQ	Opr	10.3B	Scaled subtract quadword by 8
SEXTB	Opr	1C.00	Store byte
SEXTW	Opr	1C.01	Store word
SLL	Opr	12.39	Shift left logical
SRA	Opr	12.3C	Shift right arithmetic
SRL	Opr	12.34	Shift right logical
STB	Mem	0E	Store byte
STF	Mem	24	Store F_floating
STG	Mem	25	Store G_floating
STL	Mem	2C	Store longword
STL_C	Mem	2E	Store longword conditional
STQ	Mem	2D	Store quadword
STQ_C	Mem	2F	Store quadword conditional
STQ_U	Mem	0F	Store unaligned quadword
STS	Mem	26	Store S_floating
STT	Mem	27	Store T_floating
STW	Mem	0D	Store word
SUBF	F-P	15.081	Subtract F_floating
SUBG	F-P	15.0A1	Subtract G_floating
SUBL	Opr	10.09	Subtract longword
SUBL/V	_	10.49	_
SUBQ	Opr	10.29	Subtract quadword
SUBQ/V	_	10.69	_
SUBS	F-P	16.081	Subtract S_floating
SUBT	F-P	16.0A1	Subtract T_floating
TRAPB	Mfc	18.00	Trap barrier

**Table 17 Architecture Instructions** 

(Sheet 8 of 8)

Mnemonic	Format	Opcode	Description
UMULH	Opr	13.30	Unsigned multiply quadword high
UNPKBL	Opr	1C.35	Unpack bytes to longwords
UNPKBW	Opr	1C.34	Unpack bytes to words
WMB	Mfc	18.44	Write memory barrier
XOR	Opr	11.40	Logical difference
ZAP	Opr	12.30	Zero bytes
ZAPNOT	Opr	12.31	Zero bytes not

# 10.1 Reserved Opcodes

This section describes the opcodes that are reserved in the Alpha architecture. They can be reserved for DIGITAL or for PALcode.

## 10.1.1 Opcodes Reserved for DIGITAL

Table 18 lists opcodes reserved for DIGITAL.

Table 18 Opcodes Reserved for DIGITAL

Mnemonic	Opcode	Mnemonic	Opcode	Mnemonic	Opcode
OPC01	01	OPC05	05	OPC0B	0B
OPC02	02	OPC06	06	OPC0C	$0C^1$
OPC03	03	OPC07	07	OPC0D	$0D^1$
OPC04	04	OPC0A	$0A^1$	OPC0E	$0E^1$

<sup>&</sup>lt;sup>1</sup> Reserved when byte/word instructions are not enabled.

# **IEEE Floating-Point Instructions**

### 10.1.2 Opcodes Reserved for PALcode

Table 19 lists the 21164PC-specific instructions. For more information, refer to the *Digital Semiconductor Alpha 21164PC Microprocessor Hardware Reference Manual*.

Table 19 Opcodes Reserved for PALcode

21164PC Mnemonic	Opcode	Architecture Mnemonic	Function
HW_LD	1B	PAL1B	Performs Dstream load instructions.
HW_ST	1F	PAL1F	Performs Dstream store instructions.
HW_REI	1E	PAL1E	Returns instruction flow to the program counter (PC) pointed to by EXC_ADDR internal processor register (IPR).
HW_MFPR	19	PAL19	Accesses the IDU, MTU, and Dcache IPRs.
HW_MTPR	1D	PAL1D	Accesses the IDU, MTU, and Dcache IPRs.

# 10.2 IEEE Floating-Point Instructions

Table 20 lists the hexadecimal value of the 11-bit function code field for the IEEE floating-point instructions, with and without qualifiers. The opcode for these instructions is  $16_{16}$ .

**Table 20 IEEE Floating-Point Instruction Function Codes** 

(Sheet 1 of 3)

Mnemonic	None	/C	/M	/D	/U	/UC	/UM	/UD
ADDS	080	000	040	0C0	180	100	140	1C0
ADDT	0A0	020	060	0E0	1A0	120	160	1E0
CMPTEQ	0A5	_	_	_	_	_	_	_
CMPTLT	0A6	_	_	_	_	_	_	_
CMPTLE	0A7	_	_	_	_	_	_	_
CMPTUN	0A4	_	_	_	_	_	_	_
CVTQS	0BC	03C	07C	0FC	_	_	_	_
CVTQT	0BE	03E	07E	0FE	_	_	_	_
CVTTS	0AC	02C	06C	0EC	1AC	12C	16C	1EC

# **IEEE Floating-Point Instructions**

Table 20 IEEE FI	oating-l	oint Ins	structio	n Functi	ion Cod	es	(Sh	eet 2 of 3)
DIVS	083	003	043	0C3	183	103	143	1C3
DIVT	0A3	023	063	0E3	1A3	123	163	1E3
MULS	082	002	042	0C2	182	102	142	1C2
MULT	0A2	022	062	0E2	1A2	122	162	1E2
SUBS	081	001	041	0C1	181	101	141	1C1
SUBT	0A1	021	061	0E1	1A1	121	161	1E1
Mnemonic	/SU	/SUC	/SUM	/SUD	/SUI	/SUIC	/SUIM	/SUID
ADDS	580	500	540	5C0	780	700	740	7C0
ADDT	5A0	520	560	5E0	7A0	720	760	7E0
CMPTEQ	5A5	_	_	_	_	_	_	_
CMPTLT	5A6	_	_	_	_	_	_	_
CMPTLE	5A7	_	_	_	_	_	_	_
CMPTUN	5A4	_	_	_	_	_	_	_
Mnemonic	/SU	/SUC	/SUM	/SUD	/SUI	/SUIC	/SUIM	/SUID
CVTQS	_	_	_	_	7BC	73C	77C	7FC
CVTQT	_	_	_	_	7BE	73E	77E	7F3
CVTTS	5AC	52C	56C	5EC	7AC	72C	76C	7EC
DIVS	583	503	543	5C3	783	703	743	7C3
DIVT	5A3	523	563	5E3	7A3	723	763	7E3
MULS	582	502	542	5C2	782	702	742	7C2
MULT	5A2	522	562	5E2	7A2	722	762	7E2
SUBS	581	501	541	5C1	781	701	741	7C1
SUBT	5A1	521	561	5E1	7A1	721	761	7E1
Mnemonic	None	/S						
CVTST	2AC	6AC	_					

**Table 20 IEEE Floating-Point Instruction Function Codes** 

(Sheet 3 of 3)

Mnemonic	None	/C	<b>/</b> V	/VC	/SV	/SVC	/SVI	/SVIC
CVTTQ	0AF	02F	1AF	12F	5AF	52F	7AF	72F
Mnemonic	D	/VD	/SVD	/SVID	/M	/VM	/SVM	/SVIM
CVTTQ	0EF	1EF	5EF	7EF	06F	16F	56F	76F

Note:

Because underflow cannot occur for CMPTxx, there is no difference in function or performance between CMPTxx/S and CMPTxx/SU. It is intended that software generate CMPTxx/SU in place of CMPTxx/S.

In the same manner, CVTQS and CVTQT can take an inexact result trap, but not an underflow. Because there is no encoding for a CVTQx/SI instruction, it is intended that software generate CVTQx/SUI in place of CVTQx/SI.

# 10.3 VAX Floating-Point Instructions

Table 21 lists the hexadecimal value of the 11-bit function code field for the VAX floating-point instructions. The opcode for these instructions is 15<sub>16</sub>.

Table 21 VAX Floating-Point Instruction Function Codes

(Sheet 1 of 2)

Mnemonic	None	/C	/U	/UC	/S	/SC	/SU	/SUC
ADDF	080	000	180	100	480	400	580	500
CVTDG	09E	01E	19E	11E	49E	41E	59E	51E
ADDG	0A0	020	1A0	120	4A0	420	5A0	520
CMPGEQ	0A5	_	_	_	4A5	_	_	_
CMPGLT	0A6	_	_	_	4A6	_	_	_
CMPGLE	0A7	_	_	_	4A7	_	_	_
CVTGF	0AC	02C	1AC	12C	4AC	42C	5AC	52C
CVTGD	0AD	02D	1AD	12D	4AD	42D	5AD	52D
CVTQF	0BC	03C	_	_	_	_	_	_
CVTQG	0BE	03E	_	_	_	_	_	_
DIVF	083	003	183	103	483	403	583	503

Table 21 VAX Floating-Point Instruction Function Codes							(Sheet 2 of 2)	
Mnemonic	None	/C	/U	/UC	/S	/SC	/SU	/suc
DIVG	0A3	023	1A3	123	4A3	423	5A3	523
MULF	082	002	182	102	482	402	582	502
MULG	0A2	022	1A2	122	4A2	422	5A2	522
SUBF	081	001	181	101	481	401	581	501
SUBG	0A1	021	1A1	121	4A1	421	5A1	521
Mnemonic	None	/C	/V	/VC	/S	/SC	/SV	/SVC
CVTGQ	0AF	02F	1AF	12F	4AF	42F	5AF	52F

# 10.4 Opcode Summary

Table 22 lists all Alpha opcodes from 00 (CALL\_PAL) through 3F (BGT). In the table, the column headings that appear over the instructions have a granularity of  $8_{16}$ . The rows beneath the Offset column supply the individual hexadecimal number to resolve that granularity.

If an instruction column has a 0 in the right (low) hexadecimal digit, replace that 0 with the number to the left of the slash (/) in the Offset column on the instruction's row. If an instruction column has an 8 in the right (low) hexadecimal digit, replace that 8 with the number to the right of the slash in the Offset column.

For example, the third row (2/A) under the  $10_{16}$  column contains the symbol INTS\*, representing the all-integer shift instructions. The opcode for those instructions would then be  $12_{16}$  because the 0 in 10 is replaced by the 2 in the Offset column. Likewise, the third row under the 18<sub>16</sub> column contains the symbol JSR\*, representing all jump instructions. The opcode for those instructions is 1A because the 8 in the heading is replaced by the number to the right of the slash in the Offset column.

# **Opcode Summary**

The instruction format is listed under the instruction symbol.

**Table 22 Opcode Summary** 

Offset	00	80	10	18	20	28	30	38
0/8	PAL* (pal)	LDA (mem)	INTA* (op)	MISC* (mem)	LDF (mem)	LDL (mem)	BR (br)	BLBC (br)
1/9	Res	LDAH (mem)	INTL* (op)	\PAL\	LDG (mem)	LDQ (mem)	FBEQ (br)	BEQ (br)
2/A	Res	LDBU (mem)	INTS* (op)	JSR* (mem)	LDS (mem)	LDL_L (mem)	FBLT (br)	BLT (br)
3/B	Res	LDQ_U (mem)	INTM* (op)	\PAL\	LDT (mem)	LDQ_L (mem)	FBLE (br)	BLE (br)
4/C	Res	LDWU (mem)	Res	SEXT/ MVI* (op)	STF (mem)	STL (mem)	BSR (br)	BLBS (br)
5/D	Res	STW (mem)	FLTV* (op)	\PAL\	STG (mem)	STQ (mem)	FBNE (br)	BNE (br)
6/E	Res	STB (mem)	FLTI* (op)	\PAL\	STS (mem)	STL_C (mem)	FBGE (br)	BGE (br)
<b>7/F</b>	Res	STQ_U (mem)	FLTL* (op)	\PAL\	STT (mem)	STQ_C (mem)	FBGT (br)	BGT (br)
Symbol FLTI* FLTV* INTA* INTL* INTS* INTS* JSR* MISC* PAL* \PAL\ Res	ΜΠ≄	Meaning IEEE floating-point instruction opcodes Floating-point operate instruction opcodes VAX floating-point instruction opcodes Integer arithmetic instruction opcodes Integer logical instruction opcodes Integer multiply instruction opcodes Integer shift instruction opcodes Integer shift instruction opcodes Jump instruction opcodes Miscellaneous instruction opcodes PALcode instruction (CALL_PAL) opcodes Reserved for PALcode Reserved for DIGITAL Sign extend and motion video instruction set opcodes						
SEXT/N	1 V 1 '	Sign exten	u anu mone	ni video ilis	u uction set	opeodes		

# 10.5 Required PALcode Function Codes

The opcodes listed in Table 23 are required for all Alpha implementations. The notation used is oo.fffffff, where oo is the hexadecimal 6-bit opcode and fffffff is the hexadecimal 26-bit function code.

**Table 23 Required PALcode Function Codes** 

Mnemonic	Туре	Function Code
DRAINA	Privileged	00.0002
HALT	Privileged	00.0000
IMB	Unprivileged	00.0086

# 11 Electrical Data

This section describes the electrical characteristics of the 21164PC component and its interface pins. It is organized as follows:

- Electrical characteristics
- DC characteristics
- Clocking scheme
- AC characteristics
- Power supply considerations

# 11.1 Electrical Characteristics

Table 24 lists the maximum ratings for the 21164PC and Table 25 lists the operating voltages.

Table 24 21164PC Absolute Maximum Ratings

Characteristics	Ratings
Storage temperature	-55°C to125°C (-67°F to 257°F)
Junction temperature	15°C to 85°C (59°F to 185°F)
Supply voltage	Vss = -0.5  V, Vddi = 2.5  V, Vdd = 3.3  V
Signal input or output applied	-0.5 V to 4.6 V
Typical <b>Vdd</b> worst case power @ <b>Vdd</b> = 3.3 V Frequency = 400 MHz Frequency = 466 MHz Frequency = 533 MHz	2.5 W 2.5 W 3.0 W
Typical <b>Vddi</b> worst case power @ <b>Vddi</b> = 2.5 V Frequency = 400 MHz	24 W
Frequency = 466 MHz Frequency = 533 MHz	28 W 32 W

Caution:

Stress beyond the absolute maximum rating can cause permanent damage to the 21164PC. Exposure to absolute maximum rating conditions for extended periods of time can affect the 21164PC reliability.

**Table 25 Operating Voltages** 

	Nominal	Maximum	Minimum
Vdd	3.3 V	3.46 V	3.13 V
Vddi	2.5 V	2.6 V	2.4 V

# 11.2 DC Characteristics

The 21164PC is designed to run in a 3.3-V CMOS/TTL environment. The 21164PC is tested and characterized in a CMOS environment.

### 11.2.1 Power Supply

The **Vss** pins are connected to 0.0 V, the **Vddi** pins are connected to 2.5 V  $\pm$ 0.1 V, and the **Vdd** pins are connected to 3.3 V  $\pm$ 5%.

### 11.2.2 Input Signal Pins

Nearly all input signals are ordinary CMOS inputs with standard TTL levels (see Table 26). (See Section 11.3.1 for a description of an exception — osc\_clk\_in\_h,l.)

After power has been applied, input and bidirectional pins can be driven to a maximum dc voltage of **Vclamp** at a maximum current of **Iclamp** without harming the 21164PC. Refer to Table 26 for **Vclamp** and **Iclamp** values. Inputs greater than **Vclamp** will be clamped to **Vclamp** provided that the current does not exceed **Iclamp**. The 21164PC may be damaged if the voltage exceeds **Vclamp** or the current exceeds **Iclamp**.

# 11.2.3 Output Signal Pins

Output pins are ordinary 3.3-V CMOS outputs. Although output signals are rail-to-rail, timing is specified to **Vdd**/2.

**Note:** The 21164PC microprocessor chips do not have an onchip resistor for an output driver.

Bidirectional pins are either input or output pins, depending on control timing. When functioning as output pins, they are ordinary 3.3-V CMOS outputs.

# **DC Characteristics**

Table 26 shows the CMOS dc input and output pins.

**Table 26 CMOS DC Input/Output Characteristics** 

(Sheet 1 of 2)

Parameter		Requirements			
Symbol	Description	Min.	Max.	Units	Test Conditions
Vih	High-level input voltage	2.0	_	V	_
Vil	Low-level input voltage	_	0.8	V	_
Voh	High-level output voltage	2.4	_	V	$\mathbf{Ioh} = -6.0 \text{ mA}$
Vol	Low-level output voltage	_	0.4	V	Iol = 6.0  mA
Iil_pd	Input with pull-down leakage current	_	±50	μΑ	Vin = 0 V
Iih_pd	Input with pull-down current	_	250	μΑ	Vin = 2.4 V
Iil_pu	Input with pull-up current	_	-800	μΑ	Vin = 0.4 V
Iih_pu	Input with pull-up leakage current	_	±50	μΑ	Vin = Vdd V
Iozl_pd	Output with pull-down leakage current (tristate)	_	±100	μΑ	Vin = 0 V
Iozh_pd	Output with pull-down current (tristate)	_	500	μΑ	Vin = 2.4 V
Iozl_pu	Output with pull-up current (tristate)	_	-800	μΑ	Vin = 0.4  V
Iozh_pu	Output with pull-up leakage current (tristate)	_	±100	μΑ	Vin = Vdd V
Vclamp	Maximum clamping voltage	_	<b>Vdd</b> + 1.0	V	Iclamp = 100  mA
Idd	Peak power supply current for <b>Vdd</b> power supply		1.01	A	Vdd = 3.465 V Frequency = 400 MHz
Idd	Peak power supply current for <b>Vdd</b> power supply	_	1.01	A	Vdd = 3.465 V Frequency = 466 MHz
Idd	Peak power supply current for <b>Vdd</b> power supply	_	1.31	A	Vdd = 3.465 V Frequency = 533 MHz

Table 26 CMOS DC Input/Output Characteristics

(Sheet 2 of 2)

	Parameter	Req	uirements		
Symbol	Description	Min.	Max.	Units	Test Conditions
Iddi	Peak power supply current for <b>Vddi</b> power supply	_	11.25	A	Vddi = 2.6 V Frequency = 400 MHz
Iddi	Peak power supply current for <b>Vddi</b> power supply	_	13.00	A	<b>Vddi</b> = 2.6 V Frequency = 466 MHz
Iddi	Peak power supply current for <b>Vddi</b> power supply	_	14.75	A	<b>Vddi</b> = 2.6 V Frequency = 533 MHz

<sup>&</sup>lt;sup>1</sup> This assumes a **sysclk** ratio of 4 and worst-case loading of output pins.

Most pins have low current pull-down devices to **Vss**. However, two pins have a pull-up device to **Vdd**. The pull-downs (or pull-ups) are always enabled. This means that some current will flow from the 21164PC (if the pin has a pull-up device) or into the 21164PC (if the pin has a pull-down device) even when the pin is in the high-impedance state. All pins have pull-down devices, except for the pins in the following table:

Signal Name	Notes
tms_h	Has a pull-up device
tdi_h	Has a pull-up device
osc_clk_in_h	50 $\Omega$ to <b>Vterm</b> ( $\approx$ <b>Vdd</b> /2) (See Figure 12)
osc_clk_in_l	50 $\Omega$ to <b>Vterm</b> ( $\approx$ <b>Vdd</b> /2) (See Figure 12)
temp_sense	$150~\Omega$ to $Vss$

# 11.3 Clocking Scheme

The differential input clock signals **osc\_clk\_in\_h,l** run at the internal frequency of the time base for the 21164PC. The output signal **cpu\_clk\_out\_h** toggles with an unspecified propagation delay relative to the transitions on **osc\_clk\_in\_h,l**.

The 21164PC provides a system clock to run the chip synchronous to the system.

The 21164PC generates and drives out a system clock, **sys\_clk\_out1\_h**. It runs synchronous to the system clock at a selected ratio of the internal clock frequency. There is a small clock skew between the internal clock and **sys\_clk\_out1\_h**.

# **Clocking Scheme**

# 11.3.1 Input Clocks

The differential input clocks **osc\_clk\_in\_h,l** provide the time base for the chip when **dc\_ok\_h** is asserted. These pins are self-biasing, and must be capacitively coupled to the clock source on the module.

**Note:** It is not desirable to drive the **osc\_clk\_in\_h,l** pins directly.

The terminations on these signals are designed to be compatible with system oscillators of arbitrary dc bias. The oscillator must have a duty cycle of 60%/40% or tighter. Figure 12 shows the input network and the schematic equivalent of **osc\_clk\_in\_h,l** terminations.




Figure 12 osc\_clk\_in\_h,l Input Network and Terminations

Note:

Coupling capacitors 47 pF to 220 pF

LJ-05357.AI4

### **Ring Oscillator**

When signal **dc\_ok\_h** is deasserted, the clock outputs follow the internal ring oscillator. The 21164PC runs off the ring oscillator, just as it would when an external clock is applied. The frequency of the ring oscillator varies from chip to chip within a range of 10 MHz to 100 MHz. This corresponds to an internal CPU clock frequency range of 5 MHz to 50 MHz. The system clock divisor is forced to 8, and the **sys\_clk\_out2** delay is forced to 3.

### 11.3.2 Clock Termination and Impedance Levels

In Figure 12, the clock is designed to approximate a 50- $\Omega$  termination for the purpose of impedance matching for those systems that drive input clocks across long traces. The clock input pins appear as a 50- $\Omega$  series termination resistor connected to a high impedance voltage source. The voltage source produces a nominal voltage value of Vdd/2. The source has an impedance of between  $130~\Omega$  and  $600~\Omega$ . This voltage is called the self-bias voltage and sources current when the applied voltage at the clock input pins is less than the self-bias voltage. It sinks current when the applied voltage exceeds the self-bias voltage. This high impedance bias driver allows a clock source of arbitrary dc bias to be ac coupled to the 21164PC. The peak-to-peak amplitude of the clock source must be between 0.6~V and 3.0~V. Either a square-wave or a sinusoidal source may be used. Full-rail clocks may be driven by testers. In any case, the oscillator should be ac coupled to the  $osc_clk_in_h$  inputs by 47-pF through 220-pF capacitors.

Figure 13 shows a plot of the simulated impedance versus the clock input frequency. Figure 12 is a simplified circuit of the complex model used to create Figure 13.




Figure 13 Impedance Versus Clock Input Frequency

LJ-04724.AI4

#### **AC Characteristics**

### 11.3.3 AC Coupling

Using series coupling (blocking) capacitors renders the 21164PC clock input pins insensitive to the oscillator's dc level. When connected this way, oscillators with any dc offset relative to **Vss** can be used provided they can drive a signal into the **osc\_clk\_in\_h,l** pins with a peak-to-peak level of at least 600 mV, but no greater than 3.0 V peak-to-peak.

The value of the coupling capacitor is not overly critical. However, it should be sufficiently low impedance at the clock frequency so that the oscillator's output signal (when measured at the osc\_clk\_in\_h,l pins) is not attenuated below the 600-mV, peak-to-peak lower limit. For sine waves or oscillators producing nearly sinusoidal (pseudo square wave) outputs, 220 pF is recommended at 533 MHz. A high-quality dielectric such as NPO is required to avoid dielectric losses.

Table 27 shows the input clock specification.

**Table 27 Input Clock Specification** 

Signal Parameter	Nominal Bin <sup>1</sup>	Unit
osc_clk_in_h,l symmetry	$50 \pm 10$	%
osc_clk_in_h,l minimum voltage	0.6	V (peak-to-peak)
osc_clk_in_h,l Z input	50	Ω

<sup>&</sup>lt;sup>1</sup> Minimum clock frequency = 50.0 MHz; Maximum clock frequency = 533 MHz = 1/Tcycle

# 11.4 AC Characteristics

This section describes the ac timing specifications for the 21164PC.

# 11.4.1 Test Configuration

All input timing is specified relative to the crossing of standard TTL input levels of 0.8 V and 2.0 V. Output timing is to the nominal CMOS switch point of **Vdd/2** (see Figure 14).

Because the speed and complexity of microprocessors has increased substantially over the years, it is necessary to change the way they are tested. Traditional assumptions that all loads can be lumped into some accumulation of capacitance cannot be employed any more. Rather, the model of a transmission line with discrete loads is a much more realistic approach for current test technology.




Figure 14 Input/Output Pin Timing

Typically, printed circuit board (PCB) etch has a characteristic impedance of approximately 75  $\Omega$ . This may vary from 60  $\Omega$  to 90  $\Omega$  with tolerances. If the line is driven in the electrical center, the load could be as low as 30  $\Omega$ . Therefore, a characteristic impedance range of 30  $\Omega$  to 90  $\Omega$  could be experienced.

The 21164PC output drivers are designed with typical printed circuit board applications in mind rather than trying to accommodate a 40-pF test load specification. As such, it "launches" a voltage step into a characteristic impedance, ranging from 30  $\Omega$  to 90  $\Omega$ .

There is no source termination resistor in the 21164PC fabricated in 0.35- $\mu$ m CMOS process technology. The source impedance of the driver is approximately 32  $\Omega$  ±17. The circuit is designed to deliver a TTL signal under worst-case conditions. Under light load, high drive voltages, and fast process conditions there may be considerable overdrive. It may be necessary to install termination or clamping elements to the signal etches or loads.

#### **AC Characteristics**

### 11.4.2 Pin Timing

The following sections describe Bcache loop timing and sys\_clk-based system timing.

#### 11.4.2.1 Backup Cache Loop Timing

The 21164PC must be configured to support an offchip backup cache (Bcache). Private Bcache read or write transactions initiated by the 21164PC are independent of the system clocking scheme. Bcache loop timing must be an integer multiple of the 21164PC cycle time.

Table 28 lists the Bcache loop timing.

**Table 28 Bcache Loop Timing** 

Signal	Specification	Value	Name
data_h<127:0>	Input setup	1.1 ns	Tdsu
data_h<127:0>	Input hold	0.0 ns	Tdh
data_h<127:0>	Output delay	$\textbf{Tdd} + 0.2 \text{ ns}^1$	$\mathbf{Tdbd}^3$
data_h<127:0>	Output hold	Tmdd	$\mathbf{Tdbh}^3$
index_h<21:4>, st_clk1_h, st_clk2_h, st_clk3_h	Output delay	<b>Tbedd</b> + 0.2 ns, or <b>Tbddd</b> + 0.2 ns <sup>1,2</sup>	Tiod
index_h<21:4>, st_clk1_h, st_clk2_h, st_clk3_h	Output hold time	Tmdd	Tioh

<sup>&</sup>lt;sup>1</sup> The value 0.2 ns accounts for onchip driver and clock skew.

Outgoing Bcache index and data signals are driven off the internal clock edge, and the incoming Bcache tag and data signals are latched on the same internal clock edge. Table 29 and Table 30 show the output driver characteristics for the normal driver and big driver, respectively.

<sup>&</sup>lt;sup>2</sup> For big drive enabled or big drive disabled, respectively. See Table 30.

<sup>&</sup>lt;sup>3</sup> For private Bcache write operations, 21164PC drives **data\_h<127:0>** coincident with driving **index\_h<21:4>**.

Additional drive for the following pins can be enabled by setting bit <27> (BC\_BIG\_DRV) of the CBOX\_CONFIG register:

- index h<21:4>
- tag\_ram\_oe\_l, tag\_ram\_we\_l
- data ram oe l, data ram we l<3:0>
- st\_clk1\_h, st\_clk2\_h, st\_clk3\_h
- data\_adsc\_l, data\_adv\_l

If any of the previous pins are connected to lightly loaded lines (less than 40 pF), additional drive should not be enabled or the lines should be properly terminated to avoid transmission line ringing.

**Table 29 Normal Output Driver Characteristics** 

Specification	40-pF Load	10-pF Load	Name
Maximum driver delay	2.7 ns	1.4 ns	Tdd
Minimum driver delay	0.8 ns	0.8 ns	Tmdd

**Table 30 Big Output Driver Characteristics** 

Specification	60-pF Load	40-pF Load	10-pF Load	Name
Extra Drive Disabled				
Maximum driver delay	NA <sup>1</sup>	2.6 ns	1.5 ns	Tbddd
Minimum driver delay	NA <sup>1</sup>	0.8 ns	0.8 ns	Tmdd
Extra Drive Enabled				
Maximum driver delay	2.7 ns	2.0 ns	1.5 ns	Tbedd
Minimum driver delay	1.0 ns	0.8 ns	0.8 ns	Tmdd

 $<sup>^{1}</sup>$  NA = Not applicable.

Output pin timing is specified for lumped 40-pF and 10-pF loads for the normal driver and lumped 60-pF, 40-pF, and 10-pF loads for the big driver. In some cases, the circuit may have loads higher than 40 pF (60 pF for big driver). The 21164PC can safely drive higher loads provided the average charging or discharging current

#### **AC Characteristics**


from each pin is 11 mA or less for normal output drivers or 25 mA or less for big output drivers. The following equation can be used to determine the maximum capacitance that can be safely driven by each pin:


- For normal output drivers:  $C_{max}$  (in pF) = 5t, where t is the waveform period (measured from rising to rising or falling to falling edge), in nanoseconds.
- For big output drivers:  $C_{max}$  (in pF) = 7t, where t is the waveform period (measured from rising to rising or falling to falling edge), in nanoseconds.

For example, if the waveform appearing on a given normal I/O pin has a 15.0-ns period, it can safely drive up to and including 75 pF.

Figure 15 shows the Bcache read and write timing.

Figure 15 Bcache Timing





#### 11.4.2.2 sys clk-Based Systems

All timing is specified relative to the rising edge of the internal CPU clock.

Table 31 shows 21164PC system clock **sys\_clk\_out1\_h** output timing. Setup and hold times are specified independent of the relative capacitive loading of **sys\_clk\_out1\_h,l**, **addr\_h<39:4>**, **data\_h<127:0>**, and **cmd\_h<3:0>** signals.

Table 31 21164PC System Clock Output Timing (sysclk=T<sub>g</sub>)

Signal	Specification	Value	Name
sys_clk_out1_h	Output delay	Tdd	Tsysd
sys_clk_out1_h	Minimum output delay	Tmdd	Tsysdm
data_bus_ req_h, data_h<127:0>, addr_h<39:4>	Input setup	1.1 ns	Tdsu
data_bus_ req_h, data_h<127:0>, addr_h<39:4>	Input hold	0 ns	Tdh
addr_h<39:4>	Output delay	$\textbf{Tdd} + 0.2 \text{ ns}^1$	Taod
addr_h<39:4>	Output hold time	Tmdd	Taoh
data_h<127:0>	Output delay	<b>Tdd</b> $[+ Tcycle]^2 + 0.2 \text{ ns}^1$	$\mathbf{Tdod}^2$
data_h<127:0>	Output hold time	<b>Tmdd</b> $[+ Tcycle]^2$	$\mathbf{Tdoh}^2$
addr_bus_req_h	Input setup	3.4 ns	Tabrsu
addr_bus_req_h	Input hold	-1.0 ns	Tabrh
dack_h	Input setup	3.2 ns	Tntacksu
cack_h	Input setup	3.4 ns	Tntcacks
cack, dack	Input hold	-1.0 ns	Tntackh


<sup>&</sup>lt;sup>1</sup> The value 0.2 ns accounts for onchip driver and clock skew.

<sup>&</sup>lt;sup>2</sup> For all system write transactions initiated by the 21164PC, data is driven **Tcycle** (= 1 cpu\_clk) after the **sys\_clk\_out1\_h** pin. For all private write transactions, data is driven coincident with (**Tcycle** = 0 cpu\_clk) the driving of **index\_h<21:4>.** 

#### **AC Characteristics**

Figure 16 shows sys\_clk system timing.

Figure 16 sys\_clk System Timing



## 11.4.3 Timing — Additional Signals

This section lists timing for all other signals.

#### 11.4.3.1 Asynchronous Input Signals

The following is a list of the asynchronous input signals:

```
clk_mode_h<1:0>
dc_ok_h
sys_reset_l
irq_h<3:0>
mch_hlt_irq_h
pwr_fail_irq_h
sys_mch_chk_irq_h
1
```

#### 11.4.3.2 Miscellaneous Signals

Table 32 and Table 33 list the timing for miscellaneous input-only and output-only signals. All timing is expressed in nanoseconds.

Table 32 Input Timing for sys\_clk\_out-Based Systems

	<u> </u>		
Signal	Specification	Value	Name
fill_h, fill_error_h, fill_id_h, idle_bc_h	Input setup	1.1 ns	Tdsu
<pre>irq_h&lt;3:0&gt;, mch_hlt_irq_h, pwr_fail_irq_h, sys_mch_chk_irq_h</pre>			
Testability pins: port_mode_h, srom_data_h, srom_present_l			
fill_h, fill_error_h, fill_id_h, idle_bc_h	Input hold	0 ns	Tdh
<pre>irq_h&lt;3:0&gt;, mch_hlt_irq_h, pwr_fail_irq_h, sys_mch_chk_irq_h</pre>			
sys_reset_l			
Testability pins: port_mode_h, srom_data_h, srom_present_l			

<sup>&</sup>lt;sup>1</sup> These signals can also be used synchronously.

### **AC Characteristics**

Table 33 Output Timing for sys\_clk\_out-Based Systems

Specification	Value	Name
Output delay	<b>Tdd</b> + 0.2 ns	Taod
Output hold	Tmdd	Taoh
Output delay	<b>Tdd</b> + <b>Tcycle</b> + 0.2 ns	Tdod
Output hold	Tmdd + Tcycle	Tdoh
Input setup	1.1 ns	Tdsu
Input hold	0 ns	Tdh
Output delay	Tdd + 0.2  ns	Taod
Output delay	<b>Tdd</b> + <b>Tcycle</b> + 0.2 ns	Tdod
Output hold	Tmdd	Taoh
Output hold	Tmdd + Tcycle	Tdoh
	Output delay Output hold Output delay Output hold Input setup Input hold Output delay Output delay Output delay Output hold	Output delay  Tdd + 0.2 ns  Output hold  Tmdd  Output delay  Tdd + Tcycle + 0.2 ns  Output hold  Tmdd + Tcycle  Input setup  1.1 ns  Input hold  Output delay  Tdd + 0.2 ns  Output delay  Tdd + 0.2 ns  Output delay  Tdd + Tcycle + 0.2 ns  Output hold  Tmdd

<sup>&</sup>lt;sup>1</sup> Read transaction
<sup>2</sup> Write transaction
<sup>3</sup> Fills from memory
<sup>4</sup> Only for write broadcasts and system transactions

Signals in Table 34 are used to control Bcache data transfers. These signals are driven off the CPU clock. The timing of these signals does not change when switching over to the sys\_clk\_out timing domain.

**Table 34 Bcache Control Signal Timing** 

Signal	Specification	Value	Name
Input mode:			
tag_data_h, tag_data_par_h, tag_valid_h	Input setup	1.1 ns	Tdsu
tag_data_h, tag_data_par_h, tag_valid_h	Input hold	0 ns	Tdh
Output mode:			
data_ram_oe_l, data_ram_we_l<3:0>, tag_ram_oe_l, tag_ram_we_l	Output delay		Taod
tag_data_h, tag_data_par_h, tag_valid_h	Output delay	$Tdd + 0.2 \text{ ns}^1$	Taod
$\begin{array}{l} data\_ram\_oe\_l, data\_ram\_we\_l{<}3:0{>},\\ tag\_ram\_oe\_l, tag\_ram\_we\_l \end{array}$	Output hold	Tmdd	Taoh
tag_data_h, tag_data_par_h, tag_valid_h	Output hold	Tmdd	Taoh

# 11.4.4 Timing of Test Features


Timing of 21164PC testability features depends on the system clock rate and the test port's operating mode. The following sections provide timing information that may be needed for most common operations.

## 11.4.4.1 Icache BiSt Operation Timing

The Icache BiSt is invoked by deasserting the external reset signal **sys\_reset\_l**. Figure 17 shows the timing between various events relevant to BiSt operations.

 $<sup>^1</sup>$  The value 0.2 ns accounts for onchip driver and clock skew.  $^2$  For big drive enabled or big drive disabled, respectively. See Table 30.

Figure 17 BiSt Timing Event — Timeline



The timing for deassertion of internal reset (time t<sub>2</sub>, see asterisk) is valid only if an SROM is not present (indicated by keeping signal **srom\_present\_l** deasserted). If an SROM is present, the SROM load is performed once the BiSt completes. The internal reset signal T%Z\_RESET\_B\_L is extended until the end of the SROM load (Section 11.4.4.2). In this case, the end of the timeline shown in Figure 17 connects to the beginning of the timeline shown in Figure 18.

Table 35 and Table 36 list timing shown in Figure 17 for some of the system clock ratios. Time t<sub>1</sub> is measured starting from the rising edge of sys\_clk following the deassertion of the **sys\_reset\_l** signal.

Table 35 BiSt Timing for Some System Clock Ratios, Port Mode=Normal (System Cycles)

		System Cycles		
Sys_clk Ratio	t <sub>1</sub>	<i>t</i> <sub>2</sub>	<i>t</i> <sub>3</sub>	
4	7	28569 + 31/2	28570	
15	7	15749 + 141/2	15750	

Table 36 BiSt Timing for Some System Clock Ratios, Port Mode=Normal (CPU Cycles)

		CPU Cycles		
Sys_clk Ratio	<i>t</i> <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	
4	28	114279½	114280	
15	105	2362491/2	236250	

#### 11.4.4.2 Automatic SROM Load Timing

The SROM load is triggered by the conclusion of BiSt if **srom\_present\_l** is asserted. The SROM load occurs at the internal cycle time of approximately 126 CPU cycles for **srom\_clk\_h**, but the behavior at the pins may shift slightly.

Timing events are shown in Figure 18 and are listed in Table 37 and Table 38.

Figure 18 SROM Load Timing Event — Timeline




Table 37 SROM Load Timing for Some System Clock Ratios (System Cycles)

System Cycles <sup>1</sup>						
Sys_clk Ratio	<i>t</i> <sub>1</sub>	<i>t</i> <sub>2</sub>	<i>t</i> <sub>3</sub>	<i>t</i> <sub>4</sub>		
4	3	48	4209267	4209361 + 3½	4209362	
15	3	13	1122472	1122496 + 141/2	1122497	

<sup>&</sup>lt;sup>1</sup> Measured in **sysclk** cycles, where "+ n" refers to an additional n CPU cycles


Table 38 SROM Load Timing for Some System Clock Ratios (CPU Cycles)

CPU Cycles						
Sys_clk Ratio	<i>t</i> <sub>1</sub>	<i>t</i> <sub>2</sub>	<i>t</i> <sub>3</sub>	<i>t</i> <sub>4</sub>		
4	12	192	16837068	168374471/2	16837448	
15	45	195	16837080	168374541/2	16837455	

#### **AC Characteristics**

Figure 19 is a timing diagram of an SROM load sequence.

Figure 19 Serial ROM Load Timing



The minimum **srom clk h** cycle =  $(126 - \text{sysclk ratio}) \times (\text{CPU cycle time})$ .

The maximum **srom\_clk\_h** to **srom\_data\_h** delay allowable (in order to meet the required setup time) =  $[126 - (5 \times \text{sysclk ratio})] \times (\text{CPU cycle time})$ .

#### 11.4.5 Clock Test Modes

This section describes the 21164PC clock test modes.

#### 11.4.5.1 Normal (1x Clock) Mode

When **clk\_mode\_h<1>** is not asserted, the **osc\_clk\_in\_h,l** frequency is used to drive the input clock frequency. The **clk\_mode\_h<0>** signal is used to enable/disable a clock equalizing circuit, called a **symmetrator**. The symmetrator equalizes the duty-cycle of the input clock for use onchip. The **osc\_clk\_in\_h,l** signals must have a duty cycle of at least 60/40 for the symmetrator to work properly. Normal clock mode with the symmetrator enabled is the preferred clocking mode of the 21164PC.

#### 11.4.5.2 Clock Test Reset Mode

When **clk\_mode\_h<1>** is asserted, the **sys\_clk\_out** generator circuit is forced to reset to a known state. This allows the chip manufacturing tester to synchronize the chip to the tester cycle. This mode can be used with the symmetrator either enabled or disabled.

MK145507B

Table 39 lists the clock test modes.

**Table 39 Clock Test Modes** 

	clk_mode_h		
Mode	<1>	<0>	Notes
Normal (1×) clock mode	0	0	
Normal (1×) clock mode	0	1	Symmetrator is enabled.
Clock reset	1	0	
Clock reset	1	1	Symmetrator is enabled.

## 11.4.6 IEEE 1149.1 (JTAG) Performance

Table 40 lists the standard mandated performance specifications for the IEEE 1149.1 circuits.

Table 40 IEEE 1149.1 Circuit Performance Specifications

Item	Specification
trst_l is asynchronous. Minimum pulse width.	4 ns
<pre>trst_l setup time for deassertion before a transition on tck_h.</pre>	4 ns
Maximum acceptable <b>tck_h</b> clock frequency.	16.6 MHz
tdi_h/tms_h setup time (referenced to tck_h rising edge).	4 ns
<pre>tdi_h/tms_h hold time (referenced to tck_h rising edge).</pre>	4 ns
Maximum propagation delay at pin <b>tdo_h</b> (referenced to <b>tck_h</b> falling edge).	14 ns
Maximum propagation delay at system output pins (referenced to <b>tck_h</b> falling edge).	20 ns

# 11.5 Power Supply Considerations

For correct operation of the 21164PC, all of the **Vss** pins must be connected to ground, all of the **Vdd** pins must be connected to a 3.3-V  $\pm 5\%$  power source, and all of the **Vddi** pins must be connected to a 2.5-V  $\pm 0.1$  V power source. This source voltage should be guaranteed (even under transient conditions) at the 21164PC pins, and not just at the PCB edge.

# **Power Supply Considerations**

Plus 5 V is not used in the 21164PC. The voltage difference between the **Vdd** pins and **Vss** pins must never be greater than 3.46 V, and the voltage difference between the **Vddi** pins and **Vss** pins must never be greater than 2.6 V. If the differentials exceed these limits, the 21164PC chip will be damaged.

### 11.5.1 Decoupling

The effectiveness of decoupling capacitors depends on the amount of inductance placed in series with them. The inductance depends both on the capacitor style (construction) and on the module design. In general, the use of small, high-frequency capacitors placed close to the chip package's power and ground pins with very short module etch will give best results. Depending on the user's power supply and power supply distribution system, bulk decoupling may also be required on the module.

The 21164PC requires two sets of decoupling capacitors: one for **Vdd** and one for **Vddi**.

#### 11.5.1.1 Vdd Decoupling

The amount of decoupling capacitance connected between **Vdd** and **Vss** should be roughly equal to 10 times the amount of capacitive load that 21164PC is required to drive at any one time. This should guarantee a voltage drop of no more than 10% on **Vdd** during heavy drive conditions.

Use capacitors that are as physically small as possible. Connect the capacitors directly to the 21164PC **Vdd** and **Vss** pins by short surface etch (0.64 cm [0.25 in] or less). The small capacitors generally have better electrical characteristics than the larger units and will more readily fit close to the IPGA pin field.

When designing the placement of decoupling capacitors, **Vdd** decoupling capacitors should be favored over **Vddi** decoupling capacitors (that is, **Vdd** capacitors should be placed closer to the 21164PC than the **Vddi** capacitors).

### 11.5.1.2 Vddi Decoupling

Each individual case must be separately analyzed, but generally designers should plan to use at least 4  $\mu$ F of capacitance connected between **Vddi** and **Vss**. Typically, 30 to 40 small, high-frequency 0.1- $\mu$ F capacitors are placed near the chip's **Vddi** and **Vss** pins. Actually placing the capacitors in the pin field is the best approach. Several tens of  $\mu$ F of bulk decoupling (comprised of tantalum and ceramic capacitors) should be positioned near the 21164PC chip.

### **Power Supply Considerations**

Use capacitors that are as physically small as possible. Connect the capacitors directly to the 21164PC **Vddi** and **Vss** pins by short surface etch (0.64 cm [0.25 in] or less). The small capacitors generally have better electrical characteristics than the larger units, and will more readily fit close to the IPGA pin field.

### 11.5.2 Power Supply Sequencing

When applying or removing power to the 21164PC, **Vdd** (the 3.3-V supply voltage) must be no less than **Vddi** (the 2.5-V supply voltage).

The following rules must be followed when either applying or removing the supply voltages:

- 1. **Vdd** must always be at the same or a higher voltage than **Vddi** during normal operation.
- 2. The *signal voltage* must not exceed **Vclamp.**
- 3. The *signal voltage* must not be more than 2.4 V higher than **Vddi.**

Rule 1 means that either **Vdd** and **Vddi** can be brought up and down in unison or **Vddi** can be applied after and removed before **Vdd**.

Rule 2 means that the signal voltage must not be allowed to exceed **Vclamp** during the application or removal of power. Refer to Table 26 for the value of **Vclamp**. Note that it is acceptable for the signal voltage either to be held at zero or to follow **Vdd** during the application or removal of power.

Rule 3 means that, if the signal voltage follows **Vdd**, the signal voltage must never be greater than 2.4 V above the value of **Vddi**. This applies equally during the application or the removal of power.

Note that if the signal voltage is held at 0 V during power-up reset (that is, the ASICs and SRAMs are set to drive 0 V during reset), **Vdd** and **Vddi** can be brought up together. In a similar manner, the power-down situation can be managed if the signal voltages are forced to 0 V when the loss of **Vddi** is detected.

During power-up, **Vddi** can momentarily exceed the maximum steady-state value under the following conditions:

- The transient voltage is 200 mV or less.
- The transient period lasts for 200 µs or less.

The transient voltage is defined as the voltage that rises above the maximum-allowed steady-state value. The transient period is defined as the time beginning when the transient voltage exceeds the steady-state value and ending when it falls back to it.

# **Power Supply Considerations**

There is no derating for shorter transient periods or lower transient voltages (for example, a 400-mV transient voltage lasting for 100 µs is not acceptable).

All input and bidirectional signals are diode-clamped to **Vdd** and **Vss**. A current greater than **Iclamp** on an individual pin could damage the 21164PC. Designers must take care that currents greater than **Iclamp** will not be achieved during power-supply sequencing. While currents less than **Iclamp** will not damage the 21164PC, other source drivers connected to the 21164PC could be damaged by the clamp. Designers must verify that the source drivers will not be damaged by currents up to **Iclamp**.

# 12Thermal Management

This section describes the 21164PC thermal management and thermal design considerations.

# 12.1 Operating Temperature

The 21164PC is specified to operate when the temperature at the center of the heat sink ( $T_c$ ) is 71.8°C for 400 MHz, 69.8°C for 466 MHz, or 67.5°C for 533 MHz. Temperature ( $T_c$ ) should be measured at the center of the heat sink (between the two package studs). The GRAFOIL pad is the interface material between the package and the heat sink.

Table 41 lists the values for the center of heat-sink-to-ambient ( $\Theta_c a$ ) for the 413-pin grid array. Table 42 shows the allowable  $T_a$  (without exceeding  $T_c$ ) at various airflows.

Note:

DIGITAL recommends using the heat sink because it greatly improves the ambient temperature requirement.

Table 41  $\Theta_c a$  at Various Airflows

Frequency: 400 MHz, 466 MHz, ar	nd 533 MHz					
		Α	irflow (lir	near ft/m	in)	
	100	200	400	600	800	1000
$\Theta_c a$ with heat sink 1 (°C/W)	3.2	1.7	0.95	0.75	0.65	0.55
$\Theta_c a$ with heat sink 2 (°C/W) (includes 52×10 mm fan)			0.7	75 <sup>1</sup>		

<sup>&</sup>lt;sup>1</sup> With the heat-sink fan, performance does not depend on system airflow.

# **Operating Temperature**

Table 42 Maximum T<sub>a</sub> at Various Airflows


	Airflow (linear ft/min)						
	100	200	400	600	800	1000	
Frequency: 400 MHz, Power: 26.5 W @Vdd = 3.3 V and @Vddi = 2.5 V							
$T_a$ with heat sink 1 (°C)	_	26.8	46.6	51.9	54.6	57.2	
$T_a$ with heat sink 2 (°C) (includes 52×10 mm fan)	<b>←</b>		51	.9 <sup>1</sup> ——			
Frequency: 466 MHz, Power: 30	.5 W @V	dd = 3.3	V and @	Vddi = 2	.5 V		
T <sub>a</sub> with heat sink 1 (°C)	_	18.0	40.8	46.9	50.0	53.0	
$T_a$ with heat sink 2 (°C) (includes 52×10 mm fan)	•		<del></del>	.9 <sup>1</sup> ——		<b></b>	
Frequency: 533 MHz, Power: 35	W @Vd	d = 3.3 V	and @V	ddi = 2.5	٧		
$T_a$ with heat sink 1 (°C)	_	_	34.3	41.3	44.8	48.3	
T <sub>a</sub> with heat sink 2 (°C) (includes 52×10 mm fan)	•		<del></del>	.31 ——		<b></b>	


<sup>&</sup>lt;sup>1</sup> With the heat-sink fan, performance does not depend on system airflow.

# 12.2 Heat-Sink Specifications

Figure 20 describes the specifications of heat sink 1. Heat sink 2 has the exact same specifications, plus an added  $52\times10$  mm fan.

Figure 20 Heat Sink 1





PCA030

# **Thermal Design Considerations**

# 12.3 Thermal Design Considerations

Follow these guidelines for printed circuit board (PCB) component placement:

- Orient the 21164PC on the PCB with the heat-sink fins aligned with the airflow direction.
- Avoid preheating ambient air. Place the 21164PC on the PCB so that inlet air is not preheated by any other PCB components.
- Do not place other high-power devices in the vicinity of the 21164PC.
- Do not restrict the airflow across the 21164PC heat sink. Placement of other devices must allow for maximum system airflow in order to maximize the performance of the heat sink.


# 13 Mechanical Specifications

This section shows the 21164PC mechanical packaging dimensions without a heat sink. For heat sink dimensions, refer to Section 12.

### **Package Dimensions**

Figure 21 shows the package physical dimensions without a heat sink.

Figure 21 Package Dimensions



PCA027

# A Support, Products, and Documentation

If you need technical support, a *Digital Semiconductor Product Catalog*, or help deciding which documentation best meets your needs, visit the Digital Semiconductor World Wide Web Internet site:

#### http://www.digital.com/semiconductor

You can also call the Digital Semiconductor Information Line or the Digital Semiconductor Customer Technology Center. Please use the following information lines for support.

#### For documentation and general information:

#### **Digital Semiconductor Information Line**

United States and Canada: 1–800–332–2717

Outside North America: 1–510–490–4753

Electronic mail address: semiconductor@digital.com

#### For technical support:

#### **Digital Semiconductor Customer Technology Center**

Phone (U.S. and international): 1–978–568–7474 Fax: 1–978–568–6698

Electronic mail address: ctc@hlo.mts.dec.com

#### **Digital Semiconductor Products**

To order the Digital Semiconductor Alpha 21164PC microprocessor, contact your local distributor. The following table lists some of the semiconductor products available from Digital Semiconductor.

**Note:** The following products and order numbers might have been revised. For the latest versions, contact your local distributor.

Chips	Order Number
Digital Semiconductor Alpha 21164PC 400-MHz microprocessor	211PC-01
Digital Semiconductor Alpha 21164PC 466-MHz microprocessor	211PC-02
Digital Semiconductor Alpha 21164PC 533-MHz microprocessor	211PC-03

For information about other Alpha microprocessors, visit the Alpha World Wide Web Internet site:

#### http://www.alpha.digital.com

#### **Digital Semiconductor Documentation**

The following table lists some of the available Digital Semiconductor documentation.

Title	Order Number
Alpha AXP Architecture Reference Manual <sup>1</sup>	EY-T132E-DP
Alpha Architecture Handbook <sup>2</sup>	EC-QD2KB-TE
Digital Semiconductor Alpha 21164PC Microprocessor Hardware Reference Manual	EC-R2W0A-TE
Digital Semiconductor Alpha 21164PC Microprocessor Product Brief	EC-R2W2B-TE
Digital Semiconductor 21172 Core Logic Chipset Product Brief	EC-QUQHA-TE
Digital Semiconductor 21172 Core Logic Chipset Technical Reference Manual	EC-QUQJA-TE
Answers to Common Questions about PALcode for Alpha AXP Systems	EC-N0647-72
PALcode for Alpha Microprocessors System Design Guide	EC-QFGLC-TE

Title	Order Number
Alpha Microprocessors Evaluation Board Windows NT 3.51 and 4.0 Installation Guide	EC-QLUAG-TE
SPICE Models for Alpha Microprocessors and Peripheral Chips: An Application Note	EC-QA4XG-TE
Alpha Microprocessors SROM Mini-Debugger User's Guide	EC-QHUXC-TE
Alpha Microprocessors Evaluation Board Debug Monitor User's Guide	EC-QHUVE-TE
Alpha Microprocessors Evaluation Board Software Design Tools User's Guide	EC-QHUWC-TE

<sup>&</sup>lt;sup>1</sup> To purchase the *Alpha AXP Architecture Reference Manual*, contact your local distributor or call Butterworth-Heinemann (Digital Press) at 1-800-366-2665.
<sup>2</sup> This handbook provides information subsequent to the *Alpha AXP Architecture Reference Manual*.

### **Third-Party Documentation**

You can order the following third-party documentation directly from the vendor.

Title	Vendor
PCI Local Bus Specification, Revision 2.1 PCI System Design Guide	PCI Special Interest Group U.S. 1–800–433–5177 International 1–503–797–4207 Fax 1–503–234–6762
IEEE Standard 754, Standard for Binary Floating-Point Arithmetic IEEE Standard 1149.1, A Test Access Port and Boundary Scan Architecture	The Institute of Electrical and Electronics Engineers, Inc. U.S. 1–800–701–4333 International 1–908–981–0060 Fax 1–908–981–9667